See this document in CiteSeerX!

Access Ordering Algorithms for a Single Module Memory (1992)  (Make Corrections)  (3 citations)
Steven A. Moyer



  Home/Search   Context   Related

 
View or download:
virginia.edu/pub/techr...IPC9202.ps.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  virginia.edu/pub/techrep...README (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: this report, access ordering algorithms and performance models are derived for a single module memory system. Future reports will present ordering algorithms for parallel memory systems. The following sections introduce access ordering and define the scope of the work presented here. 1.1 General System Model (Update)

Context of citations to this paper:   More

...bandwidth for non caching register loads. He derives his algorithms relative to a precise analytic model of memory systems [Moy92a,Moy92b,Moy92c,Moy93]. Since the best ordering cannot be determined without address alignment information that is not generally available at...

...system, word a maps to module . 1. 1 Background This work builds on previous analytic results derived for a single module memory system [Moye92a]. To make this document self contained, the necessary analysis from that report is repeated here. Readers familiar with previous work...

Cited by:   More
Access Ordering Algorithms for a Multicopy Memory - Moyer (1992)   (Correct)
Access Ordering Algorithms for an Interleaved Memory - Moyer (1992)   (Correct)
Compiling for Efficient Memory Utilization - McKee (1996)   (Correct)

Similar documents (at the sentence level):
51.7%:   Access Ordering and Effective Memory Bandwidth - Moyer (1993)   (Correct)

Active bibliography (related documents):   More   All
0.4:   Increasing Memory Bandwidth for Vector Computations - McKee, Moyer, Wulf, Hitchcock (1993)   (Correct)
0.3:   Maximizing Memory Bandwidth for Streamed Computations - McKee (1995)   (Correct)
0.3:   Dynamic Access Ordering for Symmetric Shared-Memory Multiprocessors - McKee (1994)   (Correct)

Similar documents based on text:   More   All
0.1:   Mayan Calendar - Buchholz   (Correct)
0.1:   Increased Excitability of Aged Rabbit CA1 Neurons.. - Jr, Power, Thompson, ..   (Correct)
0.1:   Trace Eyeblink Conditioning Increases CA1 Excitability in a.. - James Moyer Jr   (Correct)

Related documents from co-citation:   More   All
3:   Code Generation for Streaming: An Access/Execute Mechanism (context) - Davidson, Benitez - 1991
3:   Performance of the iPSC/860 Node Architecture (context) - Moyer - 1991
3:   The cache performance and Optimizations of Blocked Algorithms (context) - Lam, Rothberg et al. - 1991

BibTeX entry:   (Update)

S.A. Moyer, "Access Ordering Algorithms for a Single Module Memory", University of Virginia Institute for Parallel Computation, Report IPC-92-02, December 1992. http://citeseer.ist.psu.edu/article/moyer92access.html   More

@techreport{ moyer92access,
    author = "Steven A. Moyer",
    title = "Access Ordering Algorithms for a Single Module Memory",
    number = "IPC-92-02",
    month = "18,",
    year = "1992",
    url = "citeseer.ist.psu.edu/article/moyer92access.html" }
Citations (may not include all citations):
376   The Cache Performance and Optimizations of Blocked Algorithm.. (context) - Rothberg-E - 1991
158   Improving Register Allocation for Subscripted Variables - Carr-S - 1990
149   Software Prefetching (context) - Kennedy-K - 1991
121   An Architecture for Software-Controlled Data Prefetching (context) - Levy-H - 1991
107   Global Instruction Scheduling for Superscalar Machines (context) - Rodeh-M - 1991
46   A Study of Scalar Compilation Techniques for Pipelined Super.. (context) - Smith-J - 1990
40   Code Generation for Streaming: an Access/Execute Mechanism (context) - Davidson-J - 1991
33   Blocking Linear Algebra Codes for Memory Hierarchies - Kennedy-K - 1989
14   the Floating-Point Performance of the i860 Microprocessor (context) - On - 1990
9   Lawrence Livermore National Laboratory (context) - FORTRAN, MFLOPS
5   i860 64-Bit Microprocessor Hardware Reference Manual (context) - Corporation - 1989

Documents on the same site (ftp://ftp.cs.virginia.edu/pub/techreports/README.html):   More
Fixed-Priority Scheduling of Periodic Tasks on Multiprocessor.. - Oh, Son (1995)   (Correct)
Mentat User's Manual - Grimshaw, Jr., Smoot, Weissman (1991)   (Correct)
Uniform Antimatroid Closure Spaces - Pfaltz, Karro (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC