This is a revised and expanded version of the paper presented by the authors at the 28 th
|
296
|
Shade: A fast instruction-set simulator for execution profiling
– Cmelik, Keppel
- 1994
|
|
264
|
Effective compiler support for predicated execution using the hyperblock
– Mahlke, Lin, et al.
- 1992
|
|
260
|
Bulldog: A Compiler for VLIW Architectures
– Ellis
- 1985
|
|
214
|
Iterative modulo scheduling: an algorithm for software pipelining loops
– Rau
- 1994
|
|
194
|
IMPACT: An architectural framework for multiple-instruction-issue processors
– Chang, Mahlke, et al.
- 1991
|
|
92
|
HPL PlayDoh Architecture Specification: Version 1.0
– Kathail, Schlansker, et al.
- 1994
|
|
80
|
Binary translation
– Sites, Chernoff, et al.
- 1993
|
|
65
|
Iterative modulo scheduling
– Rau
- 1995
|
|
45
|
A Fill-Unit Approach to Multiple Instruction Issue
– Franklin, Smotherman
- 1994
|
|
45
|
The superblock: An effective structure for VLIW and superscalar compilation
– Hwu, Mahlke, et al.
- 1993
|
|
42
|
Hardware Support for Large Atomic Units in Dynamically Scheduled
– Melvin, Shebanow, et al.
- 1988
|
|
40
|
Dynamic Rescheduling: A Technique for Object Code Compatibility
– Conte, Sathaye
- 1995
|
|
39
|
Techniques for critical path reduction of scalar programs
– Schlansker, Kathail
- 1997
|
|
30
|
Dynamically Scheduled VLIW Processors
– Rau
- 1993
|
|
25
|
Systematic computer architecture prototyping
– Conte
- 1992
|
|
19
|
An architectural framework for supporting heterogeneous instruction-set architectures
– Silberman, Ebcio˘glu
- 1993
|
|
8
|
Alpha runs x86 code with fx!32
– Turley
- 1996
|
|
8
|
Emulating the x86 and DOS/Windows in RISC environments
– Stears
- 1994
|
|
7
|
Sathaye, "Instruction fetch mechanisms for VLIW architectures with compressed encodings
– Conte, Banerjia, et al.
- 1996
|
|
5
|
Emulating the 68040
– Koch
- 1994
|
|
4
|
A Persistent Rescheduled--Page Cache for low-overhead object-code compatibility in VLIW architectures
– Conte, Sathaye, et al.
- 1996
|
|
4
|
Superscalar vs. VLIW
– O'Donnell
- 1995
|
|
3
|
How HP--UX works: Concepts for the System Administrator (R9.0
– Packard
- 1991
|
|
1
|
s s d s s d s s d saddr addr s d LD ST B:R4 s X s s s s F: X R7 s 2 cycle latency 1 cycle latency
– Microarchitecture
- 1996
|
