See this document in CiteSeerX!

The Superthreaded Multiprocessor: The Instruction Set Architecture and the Parallel Execution Manager (1999)  (Make Corrections)  (1 citation)
Christoffer Amlo



  Home/Search   Context   Related

 
View or download:
umn.edu/papers/amlosthread.pdf.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umn.edu/~lilja/papers.arch (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: The superthreaded architecture was proposed by Jenn-Yuan Tsai in an effort to improve computer performance beyond the limitations of systems with only a single thread of control. By implementing several superscalar processor cores on a single chip, this concurrent multithreaded architecture (CMA) can exploit multiple granularities of parallelism in addition to the instruction level parallelism available to traditional superscalar or very large instruction word (VLIW) processors. The... (Update)

Context of citations to this paper:   More

...the Superthreaded architecture. Section 3 describes the coherence mechanism of the Superthreaded Architecture in more detail. Prior work [2] on the Superthreaded architecture showed high variance in the number of active speculative memory buffer entries among different...

Cited by:   More
Evaluating Novel Memory System Alternatives for Speculative .. - KleinOsowski, Lilja   (Correct)

Active bibliography (related documents):   More   All
0.4:   The SImulator for Multithreaded Computer Architecture.. - Jian Huang Department   (Correct)
0.4:   When All Else Fails, Guess: The Use of Speculative Multithreading.. - Lilja (2000)   (Correct)
0.3:   Using Incorrect Speculation to Prefetch Data in a.. - Chen, Sendag, Lilja (2002)   (Correct)

Similar documents based on text:   More   All
0.6:   The Superthreaded Processor Architecture - Jenn-Yuan Tsai (1999)   (Correct)
0.3:   Program Optimization for Concurrent Multithreaded Architectures - Tsai, Jiang, Yew (1997)   (Correct)
0.3:   Compiler Techniques for the Superthreaded Architectures - Tsai, Jiang, Yew (1998)   (Correct)

BibTeX entry:   (Update)

C. Amlo, "The Superthreaded Multiprocessor: The Instruction Set Architecture and the Parallel Execution Manager", Laboratory for Advanced Research in Computing Technology and Compilers Technical Report No. ARCTiC 99-08, September, 1999. (MS Thesis) Paper available at http://www.arctic.umn.edu. http://citeseer.ist.psu.edu/article/amlo99superthreaded.html   More

@misc{ amlo99superthreaded,
  author = "C. Amlo",
  title = "The Superthreaded Multiprocessor: The Instruction Set Architecture and
    the Parallel Execution Manager",
  text = "C. Amlo, The Superthreaded Multiprocessor: The Instruction Set Architecture
    and the Parallel Execution Manager, Laboratory for Advanced Research in
    Computing Technology and Compilers Technical Report No. ARCTiC 99-08, September,
    1999. (MS Thesis) Paper available at http://www.arctic.umn.edu.",
  year = "1999",
  url = "citeseer.ist.psu.edu/article/amlo99superthreaded.html" }
Citations (may not include all citations):
50   Computer Architecture News (context) - Burger, Austin et al. - 1997
13   The Superthreaded Architecture: Thread Pipelining with Run-t.. (context) - Tsai, Yew - 1996
10   Special Issue on Multithreaded Architectures (context) - Tsai, Huang et al. - 1999
10   Designing the Agassiz Compiler for Concurrent Multithreaded .. - Zheng, Tsai et al. - 1999
10   High-Level Information - An Approach for Integrating Front-E.. - Cho, Tsai et al.
8   An Efficient Strategy for Developing a Simulator for a Novel.. - Huang, Lilja - 1998
5   The SImulator for Multithreaded Computer Architecture - Huang
1   Design Of A Register File Update Control Unit for the Super-.. (context) - Khosa - 1999
1   Pen-Chung Yew and Bixia Zheng (context) - Li, Tsai et al. - 1996
1   Zhenzhen Jiang and Pen-Chung Yew (context) - Tsai - 1997
1   Eric Ness and Pen-Chung Yew (context) - Tsai, Jiang - 1998

Documents on the same site (http://www-mount.ee.umn.edu/~lilja/papers.arch.html):   More
A Multiprocessor Architecture Combining Fine-Grained and.. - David Lilja (1994)   (Correct)
The SImulator for Multithreaded Computer Architecture.. - Jian Huang Department   (Correct)
Improving Value Prediction by Exploiting Both Operand and Output .. - Choi, al. (1999)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC