Download:
|
by Randal E. Bryant
IEEE Transactions on Computers
http://www.cs.cmu.edu/afs/cs.cmu.edu/user/bryant/www/pubdir/ieeetc86.ps
Add To MetaCart
Abstract:
In this paper we present a new data structure for representing Boolean functions and an associated set of manipulation algorithms. Functions are represented by directed, acyclic graphs in a manner similar to the representations introduced by Lee [1] and Akers [2], but with further restrictions on the ordering of decision variables in the graph. Although a function requires, in the worst case, a graph of size exponential in the number of arguments, many of the functions encountered in typical applications have a more reasonable representation. Our algorithms have time complexity proportional to the sizes of the graphs being operated on, and hence are quite efficient as long as the graphs do not grow too large. We present experimental results from applying these algorithms to problems in logic design verification that demonstrate the practicality of our approach.
Citations
|
7715
|
Computers and Intractability: A Guide to the Theory of NP-Completeness
– Garey, Johnson
- 1979
|
|
2004
|
The Design and Analysis of Computer Algorithms
– Aho, Hopcroft, et al.
- 1974
|
|
272
|
Binary Decision Diagrams
– Akers
- 1978
|
|
126
|
A Suggestion for a Fast Multiplier
– Wallace
- 1964
|
|
66
|
Representation of switching circuits by binary-decision programs
– Lee
- 1959
|
|
56
|
Decision Trees and Diagrams
– Moret
- 1982
|
|
51
|
A symbolic analysis of relay and switching circuits. Transactions AIEE
– Shannon
- 1938
|
|
36
|
et al.: Logic minimization algorithms for VLSI synthesis
– Brayton
- 1984
|
|
25
|
The Complexity of Equivalence and Containment for Free Single Variable Program Schemes
– Fortune, Hopcroft, et al.
- 1978
|
|
20
|
The area-time complexity of binary multiplication
– Brent, Kung
- 1981
|
|
16
|
Functional testing with binary decision diagrams
– Akers
- 1978
|
|
15
|
Introduction to Switching Theory and Logical Design
– Hill, Peterson
- 1981
|
|
9
|
Information Transfer and Area-Time Trade-Offs for VLSI Multiplication
– Abelson, Andreae
- 1980
|
|
7
|
A Three-Level Design Verification System
– Jephson, McQuarrie, et al.
- 1969
|
|
1
|
et al, ‘‘Fast Recursive Boolean Function
– Brayton
- 1982
|
|
1
|
Reticulation and Other Methods of Reducing the Size of Printed Diagnostic Keys
– Payne
- 1977
|
|
1
|
et al, "Fast Recursive Boolean Function Manipulation
– Brayton
- 1982
|