Josep Torrellas  Home/Search
Context
Related
| uiuc.edu/iacomapapers/adva.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/papers (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Major advances in the architecture of Distributed Shared-Memory (DSM) multiprocessors are in the ong, largely driven by the increasing integration of transistors on a chip. These advances promise large performance improvements. However, to truly exploit them is likely to require an increase in application tuning e orts. 1 Introduction Distributed Shared-Memory (DSM) multiprocessors are taking an increasing share of the market for medium- and large-scale high-performance parallel... (Update)
Active bibliography (related documents): More All
0.8: FlexRAM: Toward an Advanced Intelligent Memory System - Kang, Huang, Yoo, Torrellas (1999) (Correct)
0.7: Excel-NUMA: Toward Programmability, Simplicity, and High.. - Zhang, Cintra, Torrellas (Correct)
0.5: Scal-Tool: Pinpointing and Quantifying Scalability.. - Solihin, Lam, Torrellas (1999) (Correct)
Similar documents based on text: More All
0.1: Software Trace Cache for Commercial Applications - Ramirez, Larriba-Pey.. (Correct)
0.1: Optimization of Instruction Fetch for Decision.. - Ramírez.. (1999) (Correct)
0.1: Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
BibTeX entry: (Update)
@misc{ torrellas-upcoming,
author = "Josep Torrellas",
title = "Upcoming Architectural Advances in DSM Machines and Their Impact on Programmability",
url = "citeseer.ist.psu.edu/311487.html" }
Citations (may not include all citations):443 Improving Direct-Mapped Cache Performance by the Addition of.. - Jouppi - 1990
269 Multiscalar Processors - Sohi, Breach et al. - 1995
186 Exploiting Choice: Instruction Fetch and Issue on an Impleme.. - Tullsen, Eggers et al. - 1996
170 The National Technology Roadmap for Semiconductors (context) - Association - 1997
97 The Case for a Single-Chip Multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1998
64 Missing the Memory Wall: The Case for Processor/Memory Integ.. (context) - Saulsbury, Pong et al. - 1996
59 Operating System Support for Improving Data Locality on CC-N.. (context) - Verghese, Devine et al. - 1996
57 An Argument for Simple COMA - Saulsbury, Wilkinson et al. - 1995
44 Hardware for Speculative Run-Time Parallelization in Distrib.. - Zhang, Rauchwerger et al. - 1998
36 Reactive NUMA: A Design for Unifying S-COMA and CC-NUMA (context) - Falsa, Wood - 1997
26 Hardware and Software Support for Speculative Execution of S.. - Krishnan, Torrellas - 1998
17 Evaluation of Existing Architectures in IRAM Systems - Bowman, Cardwell et al. - 1997
13 The Potential for Using Thread-Level Data Speculation to Fac.. (context) - Ste, Mowry - 1998
13 A Case for Intelligent DRAM (context) - Patterson, Anderson et al. - 1997
12 Hardware for Speculative Parallelization of Partially-Parall.. - Zhang, Rauchwerger et al. - 1999
10 PRISM: An Integrated Architecture for Scalable Shared Memory - Ekanadham, Lim et al. - 1998
7 Pursuing a Peta op: Point Designs for 100 TF Computers Using.. (context) - Kogge, Bass et al. - 1996
6 Embedded DRAMs: Today and Toward System-Level Integration (context) - Przybylski - 1997
3 Excel-NUMA: Toward Programmability (context) - Zhang, Cintra et al. - 1999
3 First Workshop on Mixing Logic and DRAM: Chips that Compute .. (context) - Patterson, Smith - 1997
3 Reducing Remote Con ict Misses: NUMA with Remote Cache versu.. (context) - Zhang, Torrellas - 1997
2 A Scalable Path for SMPs (context) - Hagersten, Koster - 1999
1 ectiveness of SRAM Network Caches in Clustered DSMs (context) - Moga, Dubois - 1998
Documents on the same site (http://iacoma.cs.uiuc.edu/papers.html): More
Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
An Efficient Algorithm for the Run-time Parallelization of .. - Chen, Torrellas, Yew (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC