Gang-Ryung Uh, Yuhong Wang, David Whalley, Sanjay Jinturkar, Chris Burns, Vincent Cao  Home/Search
Context
Related
| fsu.edu/~whalley/papers/cc00.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: fsu.edu/~whalley/research (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: . A Zero Overhead Loop Bu er (ZOLB) is an architectural feature that is commonly found in DSP processors. This bu er can be viewed as a compiler managed cache that contains a sequence of instructions that will be executed a speci ed number of times. Unlike loop unrolling, a loop bu er can be used to minimize loop overhead without the penalty of increasing code size. In addition, a ZOLB requires relatively little space and power, which are both important considerations for most DSP... (Update)
Active bibliography (related documents): More All
0.1: Effectively Exploiting Indirect Jumps - Uh (1997) (Correct)
0.1: Coalescing Conditional Branches into Efficient Indirect Jumps - Uh, Whalley (1997) (Correct)
0.1: A Machine Learning Approach to Automatic Production of.. - Monsifrot, Bodin.. (2002) (Correct)
Similar documents based on text: More All
0.3: Tools for Application-Oriented Performance Tuning - Mellor-Crummey, Fowler, Whalley (2001) (Correct)
0.3: Improving Performance By Branch Reordering - Yang (1998) (Correct)
0.3: An Efficient Algorithm for Pointer-to-Array Access.. - van Engelen, Gallivan (2001) (Correct)
BibTeX entry: (Update)
@inproceedings{ uh00techniques,
author = "Gang-Ryung Uh and Yuhong Wang and David B. Whalley and Sanjay Jinturkar and Chris Burns and Vincent Cao",
title = "Techniques for Effectively Exploiting a Zero Overhead Loop Buffer",
booktitle = "Computational Complexity",
pages = "157-172",
year = "2000",
url = "citeseer.ist.psu.edu/297165.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
230 Compiler Transformations for High-Performance Computing - Bacon, Graham et al. - 1994
24 DSP Processor Fundamentals - Architecture and Features (context) - Lapsley, Bier et al. - 1996
16 DSP Processors Hit the Mainstream (context) - Eyre, Bier - 1998
6 Aggressive Loop Unrolling in a Retargetable (context) - Davidson, Jinturkar - 1996
1 DSP16000 Digital Signal Processor Core Information Manual (context) - Technologies - 1997
1 Lucent Technologies: DSP16000 C Compiler User Guide (context) - DSP, Guide - 1997
1 ective Exploitation of a Zero Overhead Loop Bu er (context) - Uh, Wang et al. - 1999
1 DSP16000 Assembly Language User Guide (context) - Technologies - 1997
1 DSP16000 Digital Signal Processor Core Instruction Set Manua.. (context) - Technologies - 1997
1 Interprocedural Optimizations for Embedded Systems (context) - Wang - 1999
1 OPtimizer Overview and Rationale (context) - Whalley, DSP - 1998
1 DSP16000 LuxWorks Debugger (context) - Technologies - 1997
Documents on the same site (http://www.cs.fsu.edu/~whalley/research.html): More
A Design Environment for Addressing Architecture and.. - Davidson, Whalley (1991) (Correct)
Quick Compilers Using Peephole Optimization - Davidson, Whalley (1989) (Correct)
Fast Context Switches: Compiler and Architectural Support .. - Snyder, Whalley, Baker (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC