See this document in CiteSeerX!

Hierarchical Scheduling in High Level Synthesis Using Resource Sharing Across Nested Loops  (Make Corrections)  
Abhijit Ghosh Sandeep K. Lodha Ranga Vemuri Department of ECECS P.O. Box...



  Home/Search   Context   Related

 
View or download:
uc.edu/~ddel/publi...hoshglsvlsi99.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  uc.edu/~ddel/publications...node5 (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This paper presents a resource-constrained scheduling algorithm for hierarchical behavioral specifications containing nested loops. The algorithm attempts to share resources across levels, to schedule operations that belong to different levels of the nested loop structures in the specifications as well as operations that belong to the same level. We compare the results of scheduling using our algorithm with those obtained using traditional list scheduling with no sharing of resources among... (Update)

Active bibliography (related documents):   More   All
0.1:   Cone-Based Clustering Heuristic for List-Scheduling Algorithms - Govindarajan, Vemuri (1997)   (Correct)
0.1:   Dynamic Bounding of Successor Force Computations in the.. - Govindarajan, Vemuri (1997)   (Correct)
0.0:   Hardware/Software Partitioning of Telecommunication Systems - O'Nils (1996)   (Correct)

Similar documents based on text:   More   All
0.6:   Generating a CDFG from C/C++ code - Rosien, Smit, Krol   (Correct)
0.2:   Throughput Optimization with Design Space Exploration.. - Srinivasan, Vemuri   (Correct)
0.2:   An Effective Design Approach for Dynamically.. - Govindarajan.. (1998)   (Correct)

BibTeX entry:   (Update)

@misc{ sandeep-hierarchical,
  author = "Abhijit Ghosh Sandeep",
  title = "Hierarchical Scheduling in High Level Synthesis Using Resource Sharing
    Across Nested Loops",
  url = "citeseer.ist.psu.edu/276202.html" }
Citations (may not include all citations):
49   High Level Synthesis of ASICs under Timing and Synchronizati.. (context) - Ku, De Micheli - 1992
30   High Level VLSI Synthesis (context) - Camposano, Wolf - 1991
30   High Level Synthesis for Real Time Digital Signal Processing (context) - Vanhoof - 1993
23   Loop Winding - A Data Flow Approach to Functional Pipelining (context) - Girczyc - 1987
21   High Level Synthesis (context) - Gajski - 1992

Documents on the same site (http://www.ece.uc.edu/~ddel/publications/node5.html):   More
Behavioral Synthesis of Analog Systems using.. - Doboli.. (1999)   (Correct)
Rapid Prototyping of Reconfigurable Coprocessors - Naren Narasimhan (1996)   (Correct)
A Hierarchical Modeling of Analog CMOS Components for Synthesis - Adrian Nunez-Aldana   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC