See this document in CiteSeerX!

A Low-Power Multiprocessor Architecture for Embedded Reconfigurable Systems  (Make Corrections)  (1 citation)
C. Amerijckx, J.-D. Legat



  Home/Search   Context   Related

 
View or download:
it.dtu.dk/~jan/patmos98...amerijckx.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  it.dtu.dk/~jan/p...webproceedings (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In this paper, we introduce the architecture of a new embedded field programmable processor array (E-FPPA) which consists of a low-power multiprocessor system embedded with standard programmable logic blocks and memory. Each block (processor, programmable logic,...) is coupled to a transfer controller (TC) responsible of all the transfers between blocks. Instead of using a classical crossbar interconnection network, we propose a low cost hierarchical ring which combines simple interface and... (Update)

Cited by:   More
A Tree Based Router Search Engine Architecture with.. - Baboescu, Tullsen..   (Correct)

Active bibliography (related documents):   More   All
0.5:   A Reconfigurable Architecture for Multi-Context Application - Manoel De Lima (2003)   (Correct)
0.5:   Smart Dust: Communicating with a Cubic-Millimeter Computer - Warneke, al. (2001)   (Correct)
0.2:   Design and Performance Evaluation of. . . - Oi (2000)   (Correct)

Similar documents based on text:   More   All
0.4:   Systems Analysis Modelling Simulation - Vol No November   (Correct)
0.1:   New Multilevel Parallelism Management for Multimedia.. - Verians, Legat, Macq..   (Correct)
0.1:   An Architecture of Security Management Unit for Safe.. - Gilmont, Legat.. (1998)   (Correct)

BibTeX entry:   (Update)

C. Amerijckx and J. Legat. A low-power multiprocessor architecture for embedded reconfigurable systems. http://citeseer.ist.psu.edu/268620.html   More

@misc{ amerijckx-lowpower,
  author = "C. Amerijckx and J. Legat",
  title = "A low-power multiprocessor architecture for embedded reconfigurable systems",
  text = "C. Amerijckx and J. Legat. A low-power multiprocessor architecture for
    embedded reconfigurable systems.",
  url = "citeseer.ist.psu.edu/268620.html" }
Citations (may not include all citations):
351   A survey of Wormhole Routing Techniques in Direct Networks (context) - Ni, McKinley
84   Performance Analysis of k-ary n-cube Interconnection Network.. - Dally
67   Hector: A Hierarchically Structured Shared-Memory Multiproce.. - Vranesic, Stumm et al.
46   Achieving 100% throughput in an Input-Queued Switch (context) - McKeown
36   Input versus output queueing on a space division switch (context) - Karol, Hluchyj et al. - 1987
33   RaPiD - Reconfigurable Pipelined Datapath - Ebeling, Green et al. - 1996
32   MATRIX: A Reconfigurable Computing Architecture with Configu.. - Mirsky, DeHon - 1996
23   Dynamically-Allocated Multi-Queue Buffers for VLSI Communica.. (context) - Tamir, Frazier
22   Approximate Analysis of Single and Multiple Ring Networks (context) - Bhuyan, Ghosal et al.
21   Cache Coherence on a Slotted Ring (context) - Barroso, Dubois
16   Performance Evaluation of the Slotted Ring Multiprocessor - Barroso, Dubois
15   PCI System Architecture (context) - Shanley, Anderson - 1995
13   Exploring Optimal Cost-Performance Designs for RAW Microproc.. - Moritz, Yeung et al. - 1998
11   A Performance Comparison of Hierarchical Ring- and Meshconne.. - Ravindran, Stumm - 1997
10   A New FPGA Architecture for Word-Oriented Datapaths (context) - at - 1994
9   Routing Architectures for Hierarchical Field Programmable Ga.. (context) - Aggarwal, Lewis - 1994
2   Low-Power Design of 8-b Embedded CoolRisc Microcontroller Co.. (context) - at - 1997
2   The Future of Reconfigurable Systems - Hauck - 1998
1   An FPGA Architecture for Word-Oriented Datapath (context) - at - 1994
1   DP-FPGA: An FPGA Architecture Optimized for Datapath (context) - Cherepacha, Lewis - 1996
1   Low-Power Design of an Embedded Microprocessor Core - Masgonty - 1996
1   Symmetric Crossbar Arbiters for VLSI Switches (context) - Tamir, Chi - 1993
1   A Two-level Co-Design Framework for Xputer-based Data-driven.. (context) - Hartenstein, Becker - 1997

Documents on the same site (http://www.it.dtu.dk/~jan/patmos98/webproceedings.html):   More
Verification driven synthesis of asynchronous.. - Klotchkov, Smirnov, .. (1998)   (Correct)
Low-Power Design of Asynchronous Microprocessors - Nagel, Piguet   (Correct)
Efficient Procedures for Minimizing the Standby Power in Dual .. - Wang, Vrudhula   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC