We present a framework for rapidly exploring the design space of low power application-specific programmable processors (ASPP), in particular mediaprocessors. We focus on a category of processors that are programmable yet optimized to reduce power consumption for a specific set of applications. The key components of the framework presented in this paper are a retargetable instruction level parallelism (ILP) compiler, processor simulators, a set of complete media applications written in a high level language and an architectural component selection algorithm. The fundamental idea behind the framework is that with the aid of a retargetable ILP compiler and simulators it is possible to arrange architectural parameters (e.g., the issue width, the size of cache memory units, the number of execution units, etc.) to meet low power design goals under area constraints.
|
7709
|
Computers and Intractability: A Guide to the Theory of NP-Completeness
– Garey, Johnson
- 1979
|
|
3148
|
Computer architecture: a quantitative approach
– Hennessy, Patterson
- 1990
|
|
666
|
The art of computer systems performance analysis
– Jain
- 1991
|
|
593
|
Mediabench: A tool for evaluating and synthesizing multimedia and communications systems
– Lee, Potkonjak, et al.
- 1997
|
|
560
|
Trace scheduling: A technique for global microcode compaction
– Fisher
- 1981
|
|
308
|
Low-power CMOS digital design
– Chandrakasan, Sheng, et al.
- 1992
|
|
264
|
Effective compiler support for predicated execution using the hyperblock
– Mahlke, Lin, et al.
- 1992
|
|
241
|
Power Analysis of Embedded software: A First Step Towards Software Power Minimization
– Tiwari, Malik, et al.
- 1994
|
|
213
|
The superblock: an effective technique for vliw and superscalar compilation
– Hwu, Mahlke, et al.
- 1993
|
|
194
|
IMPACT: An architectural framework for multiple-instruction-issue processors
– Chang, Mahlke, et al.
- 1991
|
|
192
|
MMX technology extension to the Intel architecture
– Peleg, Weiser
- 1996
|
|
161
|
A VLIW architecture for a trace scheduling compiler
– Colwell, Nix, et al.
- 1987
|
|
149
|
Optimizing power using transformations
– Chandrakasan, Potkonjak, et al.
- 1995
|
|
145
|
The Filter Cache: An Energy Efficient Memory Structure
– Kin, Gupta, et al.
- 1997
|
|
134
|
Highly Concurrent Scalar Processing
– Hsu
- 1986
|
|
108
|
Predictive System Shutdown and Other Architecture Techniques for Energy Efficient Programmable Computation
– Srivastava, Chandrakasan, et al.
- 1996
|
|
100
|
Analytical Energy Dissipation Models for Low Power Caches
– Kamble, Ghose
- 1997
|
|
55
|
Behavioral Synthesis for Low Power
– Raghunathan, Jha
- 1994
|
|
50
|
et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor
– Montanaro
- 1996
|
|
44
|
Computer Architecture: Pipelined and Parallel Processor Design
– Flynn
- 1995
|
|
44
|
MicroUnity’s MediaProcessor Architecture
– Hansen
- 1996
|
|
42
|
Media Processing: A New Design Target
– Lee, Smith
- 1996
|
|
27
|
Power conscious CAD tools and methodologies: a perspective
– Singh, Rabaey, et al.
- 1995
|
|
23
|
Microarchitectural Synthesis of Performance-Constrained Low-Power VLSI Designs
– Goodby, Orailoglu, et al.
- 1994
|
|
19
|
Treegion scheduling for highly parallel processors
– Havanki, Conte
- 1997
|
|
16
|
Hardware-software interactions on MPACT
– Kalapathy
- 1997
|
|
11
|
Synthesis of low power DSP circuits using activity metrics
– Chatterjee, Roy
- 1994
|
|
7
|
Energy Efficient Programmable Computation
– Chandrakasan, Srivastava, et al.
- 1994
|
|
7
|
Power optimization using divide-and-conquer techniques for minimization of the number of operations
– HONG, POTKONJAK, et al.
- 1997
|
|
6
|
TI’s new ‘C6x DSP screams at 1,600 MIPS. The Microprocessor Report
– Turley, Hakkarainen
- 1997
|
|
2
|
Complexity management in system-level design
– Kalavade, Lee
- 1996
|
|
