Abstract:
For sequential circuits with given initial states, new equivalent initial states must be computed for retiming, which unfortunately is NP-hard. In this paper, we present a novel polynomial time algorithm for optimal FPGA mapping with forward retiming to minimize the clock period with efficient initial state computation. It considers forward retiming, initial state computation and mapping simultaneously. Our algorithm enables a new methodology of separating forward retiming from backward retiming. Since we guarantee to compute an optimal mapping with forward retiming solution, backward retiming can be performed as a pre-processing to try to push flipflops to primary inputs with consideration of only initial state computation. Thus, we can avoid the time-consuming iterations between retiming for clock period minimization and initial state computation. This algorithm compares very favorably with both conventional approaches of mapping followed by separate retiming and recent approaches of combined mapping with retiming, but without consideration of initial state computation [1], [2]. Our results show that our algorithm can reduce the clock period by 17.5% over conventional approaches of separate mapping with retiming. On the other hand, our algorithm can guarantee efficient initial state computation in the mapped and retimed circuits with only 2.8 % increase in clock period over the optimal mapping with general retiming solutions, while the initial state computation for the latter solutions may need prohibitively long runtime for designs with over several hundred flipflops.
Citations
|
6058
|
Introduction to Algorithms
– Cormen, Leiserson, et al.
- 2001
|
|
252
|
Retiming synchronous circuitry
– Leiserson, Saxe
- 1991
|
|
223
|
FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs
– Cong, Ding
- 1994
|
|
157
|
MIS: A Multiple-Level Logic Optimization System
– Brayton, Rudell, et al.
- 1987
|
|
71
|
Retiming and Resynthesis: Optimizing Sequential Networks with Combinational Techniques
– Malik, Sentovich, et al.
- 1991
|
|
66
|
DAG-Map: Graph-based FPGA Technology Mapping for Delay Optimization
– Chen
- 1992
|
|
49
|
RASP: A General Logic Synthesis System for SRAM-based FPGAs
– Cong, Peck, et al.
- 1996
|
|
37
|
Computing the initial states of retimed circuits
– Touati, Brayton
- 1993
|
|
36
|
Retiming revisited and reversed
– Even, Spillinger, et al.
- 1996
|
|
22
|
Structural Gate Decomposition for Depth-Optimal Technology in LUT-based FPGA
– Cong, Hwang
- 2000
|
|
17
|
Performance optimization of sequential circuits by eliminating retiming bottlenecks
– Dey, Potkonjak, et al.
- 1992
|
|
17
|
Optimal clock period FPGA technology mapping for sequential circuits
– PAN, LIU
- 1996
|
|
16
|
An Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Design
– Cong, Wu
- 1996
|
|
16
|
Retiming for table-lookup field-programmable gate arrays
– Touati, Shenoy, et al.
- 1992
|
|
13
|
A small test generator for large designs
– Kundu, Huisman, et al.
- 1992
|
|
13
|
The case for retiming with explicit reset circuitry
– Singhal, Malik, et al.
- 1996
|
|
11
|
Synchronous logic synthesis: Algorithms for cycletime minimization
– Micheli
- 1991
|
|
10
|
Optimizing synchronous circuitry by retiming (preliminary version
– Leiserson, Rose, et al.
- 1983
|
|
10
|
Performance Optimization of Pipelined Logic Circuits Using Peripheral Retiming and Resynthesis
– Malik, Singh, et al.
- 1993
|
|
9
|
Sequential Circuit Delay Optimization Using Global Path Delays
– Chakradhar, Dey, et al.
- 1993
|
|
8
|
Retiming of Edge-Triggered Circuits with Multiple Clocks and Load Enables
– Legl, Vanbekbergen, et al.
- 1997
|
|
8
|
Minimum area retiming with equivalent initial states
– Maheshwari, Sapatnekar
- 1997
|
|
8
|
Improving initialization through reversed retiming
– Stok, Spillinger, et al.
- 1995
|
|
8
|
An efficient algorithm for performance-optimal FPGA technology mapping with retiming
– Cong, Wu
- 1998
|
|
6
|
The complexity of fault detection: An approach to design for testability
– Fujiwara, Toida
- 1982
|
|
6
|
On nominal delay minimization in LUT-based FPGA technology mapping
– CONG, DING
- 1994
|
|
6
|
A practical approach to multiple-class retiming
– Eckl, Madre, et al.
- 1999
|
|
5
|
Performance Optimization of Pipelined Circuits
– Malik, Singh, et al.
- 1990
|
|
2
|
Retiming for Sequential Circuits with a Specified Initial State and Its Application to Testability Enhancement
– Yotsuyanagi, Kajihara, et al.
- 1995
|
|
1
|
An ImprovedAlgorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Design
– Cong, Wu
- 1996
|
|
