See this document in CiteSeerX!

Evaluating the Effects of Predicated Execution on Branch Prediction  (Make Corrections)  
Gary Tyson, Matthew Farrens
International Journal of Parallel Programming



  Home/Search   Context   Related

 
View or download:
umich.edu/~tyson/Postscr...IJPP96.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umich.edu/~tyson/publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: High performance architectures have always had to deal with the performance-limiting impact of branch operations. Microprocessor designs are going to have to deal with this problem as well, as they move towards deeper pipelines and support for multiple instruction issue. Branch prediction schemes are often used to alleviate the negative impact of branch operations by allowing the speculative execution of instructions after an unresolved branch. Another technique is to eliminate branch... (Update)

Active bibliography (related documents):   More   All
0.5:   The Effects of Predicated Execution on Branch Prediction - Gary Scott (1994)   (Correct)
0.2:   Reducing the Branch Penalty of Mispredicted Short.. - Tyson, Farrens, Rich.. (1995)   (Correct)
0.2:   A New Approach to Cache Management - Tyson, Farrens, Matthews, Pleszkun (1995)   (Correct)

Similar documents based on text:   More   All
0.2:   A Modified Approach to Data Cache Management - Tyson, Farrens, Matthews.. (1995)   (Correct)
0.2:   Managing Data Caches using Selective Cache Line.. - Tyson, Farrens.. (1997)   (Correct)
0.2:   Restricted Dual Path Execution - Heil, Farrens, Smith, Tyson   (Correct)

BibTeX entry:   (Update)

@article{ tyson96evaluating,
    author = "Gary Tyson and Matthew Farrens",
    title = "Evaluating the Effects of Predicated Execution on Branch Prediction",
    journal = "International Journal of Parallel Programming",
    volume = "24",
    number = "2",
    pages = "159--186",
    year = "1996",
    url = "citeseer.ist.psu.edu/249535.html" }
Citations (may not include all citations):
1575   Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
241   A Study of Branch Prediction Strategies (context) - Smith - 1981
185   Branch Prediction Strategies and Branch Target Buffer Design (context) - Lee, Smith - 1984
160   IMPACT: An Architectural Framework for Multiple-Instruction-.. - Chang, Mahlke et al. - 1991
155   Alpha Architecture Reference manual (context) - Sites - 1992
146   A Comparison of Dynamic Branch Predictors that use Two Level.. - Yeh, Patt - 1993
103   Predicting Conditional Branch Directions from Previous Runs .. (context) - Fisher, Freudenberger - 1992
70   Two-Level Adaptive Training Branch Prediction - Yeh, Patt - 1991
33   Architecture of the Pentium Microprocessor (context) - Alpert, Avnon - 1993
31   Overlapped Loop Support for the Cydra 5 (context) - Dehnert, Hsu et al. - 1989
27   Guarded Execution and Branch Prediction in Dynamic ILP Proce.. (context) - Pnevmatikatos, Sohi - 1994
21   The CRAY-1 Computer System (context) - Russell - 1978
18   Performance Features of the PA7100 Microprocessor (context) - Asprey, Averill et al. - 1993
13   The Alpha AXP Architecture and 21064 Processor (context) - McLellan - 1993
4   Atom: A system for building custonized program analysis tool.. (context) - Srivastava, Wall - 1994

Documents on the same site (http://www.eecs.umich.edu/~tyson/publications.html):   More
Evaluating the Performance of Active Cache Management.. - Tam, Rivers.. (1998)   (Correct)
A Study of Single-Chip Processor/Cache Organizations for .. - Farrens, Pleszkun, Tyson (1994)   (Correct)
Managing Data Caches using Selective Cache Line.. - Tyson, Farrens.. (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC