Embedded Systems (36)
|
Abstract:
In embedded system design, the designer has to choose an onchip memory configuration that is suitable for a specific application. To aid in this design choice, we present a memory exploration strategy based on three performance metrics, namely, cache size, the number of processor cycles and the energy consumption. We show how the performance is affected by cache parameters such as cache size, line size, set associativity and tiling, and the off-chip data organization. We show the importance of including energy in the performance metrics, since an increase in the cache line size, cache size, tiling and set associativity reduces the number of cycles but does not necessarily reduce the energy consumption. These performance metrics help us find the minimum energy cache configuration if time is the hard constraint, or the minimum time cache configuration if energy is the hard constraint.
Citations
| 3148 | Computer architecture: a quantitative approach – Hennessy, Patterson - 1990 |
| 676 | A data locality optimizing algorithm – Wolf, Lam - 1991 |
| 218 | An enhanced access and cycle time model for on-chip caches – Wilton, Jouppi - 1994 |
| 108 | Cache Design Trade-offs for Power and Performance Optimization: A Case Study – Su, Despain - 1995 |
| 100 | Analytical Energy Dissipation Models for Low Power Caches – Kamble, Ghose - 1997 |
| 52 | Dinero IV Trace-Driven Uniprocessor Cache Simulator, http://www.cs.wisc.edu/ markhill/DineroIV – Edler |
| 29 | Architectural Exploration and Optimization of Local Memory in Embedded Systems – Panda, Dutt, et al. - 1997 |
| 15 | Data cache sizing for embedded processor applications – Panda, Dutt, et al. - 1997 |
| 4 | Analysis of Power Consumption – Hicks, Walnock, et al. - 1997 |
| 3 | Comparison of Manual and Automatic Behavioral Synthesis of MPEG Algorithm – Thordarson - 1995 |
| 2 | Application –Driven Synthesis of Core-based Systems – Kirovski, Lee, et al. - 1997 |
