Abstract- The design of an asynchronous block sorter and issues relating to its testability are discussed in this paper. The sorter takes an input data stream and sends it to the output sorted in descending order. The testable structure of the block sorter is implemented using the built-in self test (BIST) design methodology. A novel technique for changing the operation mode of the sorting cells of the block sorter which allows them to be set to normal operation mode or BIST mode sequentially or in parallel respectively is described. In BIST mode the sorting cells are tested in parallel reducing the overall test application time of the sorter. Fault simulation results reveal 100 % testability of both single stuck-at-output faults at the high-level representation of the block sorter and all stuck-at faults inside data processing blocks of its sorting cells. The total area overhead of the BIST block sorter is 15.7%.
|
331
|
Introduction to VLSI Systems
– Mead, Conway
- 1980
|
|
167
|
Principles of CMOS VLSI Design: A Systems Perspective
– Weste, Eshraghian
- 1993
|
|
127
|
Asynchronous design methodologies: An overview
– Hauck
- 1995
|
|
72
|
Algorithms for synthesis and testing of asynchronous circuits
– Lavagno, Sangiovanni-Vincentelli
- 1993
|
|
71
|
Anomalous behavior of synchronizer and arbiter circuits
– Chaney, Molnar
- 1973
|
|
70
|
Handshake Circuits: An Asynchronous Architecture for VLSI Programming
– Berkel
- 1993
|
|
62
|
Logic Design Principles With Emphasis on Testable Semicustom Circuits
– McCluskey
- 1986
|
|
36
|
The VLSI-programming language Tangram and its translation into handshake circuits
– Berkel, Kessels, et al.
- 1991
|
|
18
|
A CMOS VLSI implementation of an asynchronous ALU
– Garside
- 1993
|
|
17
|
Testing Delay-Insensitive Circuits
– Hazewindus
- 1992
|
|
15
|
Testing micropipelines
– Khoche, Brunvand
- 1994
|
|
14
|
Testing asynchronous circuits: A survey
– Hulgaard, Burns, et al.
- 1995
|
|
13
|
Linear test times for delay-insensitive circuits: a compilation strategy
– Roncken, Saeijs
- 1993
|
|
13
|
Partial scan test for asynchronous circuits illustrated on a DCC error corrector
– Roncken
- 1994
|
|
12
|
Advanced Simulation and Test Methodologies for VLSI Design
– Russell, Sayers
- 1989
|
|
12
|
Pseudorandom Testing
– Wagner, Chin, et al.
- 1987
|
|
11
|
Scan testing of micropipelines
– Petlin, Furber
- 1995
|
|
9
|
On random pattern test length
– Savir, Bardell
- 1984
|
|
8
|
VLSI programming and silicon compilation
– Berkel, Niessen, et al.
- 1988
|
|
8
|
Self-timed is self-diagnostic
– David, Ginosar, et al.
- 1990
|
|
8
|
A hybrid asynchronous system design environment
– Farnsworth, Edwards, et al.
- 1995
|
|
6
|
ASCLScan: a scan design for asynchronous sequential circuits
– Wey, Shieh
- 1993
|
|
4
|
Tangram manual
– Schalij
- 1993
|
|
3
|
Eds), "Asynchronous digital circuit design
– Birtwistle, Davis
- 1995
|
|
2
|
Design for testability of asynchronous VLSI circuits
– Petlin
- 1996
|
|
1
|
Shikand "Tools for validating asynchronous digital circuits
– Ashkinazy, Edwards, et al.
- 1994
|
|
1
|
Exploitation of asynchronous circuit technologies
– Edwards, Farnsworth
- 1995
|
|
1
|
Tangram optimizations
– Farnsworth
- 1996
|
|
1
|
Kessels, "Calculational derivation of a counter with bounded response time and bounded power dissipation
– W
- 1994
|
|
1
|
Design for testability of an asynchronous adder", to appear
– Petlin, Farnsworth, et al.
- 1996
|
|
