Shuvra S. Bhattacharyya, Rainer Leupers, Peter Marwedel  Home/Search
Context Related
| umd.edu/pub/papers/pa...CSTR4063.ps.Z umd.edu/pub/dspcad/pape...bhat2000x6.ps umd.edu/pub/dspcad/pape...bhat1999x8.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umd.edu/TRs/TR (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The role of software is becoming increasingly important in the implementation of DSP applications. As this trend intensifies, and the complexity of applications escalates, we are seeing an increased need for automated tools to aid in the development of DSP software. This paper reviews the state of the art in programming language and compiler technology for DSP software implementation. In particular, we review techniques for high level, block-diagram-based modeling of DSP applications; the... (Update)
Context of citations to this paper: More
.... more sophisticated techniques reduce generated code and buffer sizes by better ordering the execution of the blocks (see Bhattacharyya et al. [5]) 6 process f(in int u, v; out int w) int i; bool b = true; for ( i = b wait(u) wait(w) printf( i n , i)...
Cited by: More
Unknown - (2004) (Correct)
Array Recovery and High Level Transformations for DSP.. - Franke, O'Boyle (2003) (Correct)
Efficient Vlsi Architectures For Multiuser Channel Estimation - In Wireless Base-Station (Correct)
Similar documents (at the sentence level):
74.4%: Software Synthesis and Code Generation for Signal.. - Bhattacharyya.. (1999) (Correct)
Active bibliography (related documents): More All
1.1: Hardware/Software Co-synthesis of DSP Systems - Bhattacharyya (2001) (Correct)
0.8: Parameterized Modeling And Scheduling For Dataflow Graphs - Bhattacharya (1999) (Correct)
0.7: Processor-Core Based Design and Test - Marwedel (1997) (Correct)
Similar documents based on text: More All
0.5: ENEE 759E: Overview (Handout 3) - Enee Fall Ece (Correct)
0.3: Register-Constrained Address Computation in DSP Programs - Anupam Basu Rainer (Correct)
0.3: Instruction Selection for Embedded DSPs with Complex.. - Leupers, Marwedel (1996) (Correct)
Related documents from co-citation: More All
2: Real-time algorithms and architectures for multiuser channel estimation and dete.. - Rajagopal, Bhashyam et al. - 2002
2: Efficient VLSI Architectures for Baseband Signal Processing in Wireless Base-Sta.. - Rajagopal, Bhashyam et al. - 2000
2: A DSP-Based DS-CDMA Multiuser Receiver Employing Partial Parallel Interference C.. (context) - Correal, Buehrer et al. - 1999
BibTeX entry: (Update)
S. S. Bhattacharyya, R. Leupers and P. Marwedel, "Software Synthesis and Code Generation for Signal Processing Systems," Tech. Report UMIACS-TR-99-57, Institute for Advanced Computer Studies, University of Maryland, College Park, September, 1999. http://citeseer.ist.psu.edu/article/bhattacharyya99software.html More
@techreport{ bhattacharyya99software,
author = "S. S. Bhattacharyya and R. Leupers and P. Marwedel",
title = "Software synthesis and code generation for signal processing systems",
number = "CS-TR-4063",
year = "1999",
url = "citeseer.ist.psu.edu/article/bhattacharyya99software.html" }
Citations (may not include all citations):1399 Compilers - Principles (context) - Aho, Sethi et al. - 1986
356 Multirate Systems and Filter Banks (context) - Vaidyanathan - 1993
277 Ptolemy: A framework for simulating and prototyping heteroge.. - Buck, Ha et al. - 1994
216 Register Allocation and Spilling via Graph Coloring (context) - Chaitin - 1982
210 Synchronous dataflow (context) - Lee, Messerschmitt - 1987
150 Static scheduling of synchronous dataflow programs for digit.. (context) - Lee, Messerschmitt - 1987
124 Synthesis and Optimization of Digital Circuits (context) - De Micheli - 1994
106 Code Generation for Embedded Processors (context) - Marwedel, Goossens - 1995
91 Code Generation Using Tree Matching and Dynamic Programming (context) - Aho, Ganapathi et al. - 1989
74 Software Synthesis from Dataflow Graphs (context) - Bhattacharyya, Murthy et al. - 1996
71 Scheduling Dynamic Dataflow Graphs with Bounded Memory using.. - Buck - 1993
68 Evolutionary computation: Comments on the history and curren.. (context) - Back, Hammel et al. - 1997
66 ISDL: An Instruction-Set Description Language for Retargetab.. - Hadjiyiannis, Hanono et al. - 1997
61 Some Experiments in Local Microcode Compaction for Horizonta.. (context) - Davidson, Landskov et al. - 1981
56 Storage Assignment to Decrease Code Size - Liao, Devadas et al. - 1995
48 Instruction-Set Matching and Selection for DSP and ASIP Code.. (context) - Liem, May et al. - 1994
45 High level software synthesis for signal processing systems (context) - Ritz, Pankert et al. - 1992
40 CHESS: Retargetable Code Generation for Embedded DSP Process.. - Lanneer, Van Praet et al.
36 Retargetable Code Generation for Digital Signal Processors (context) - Leupers - 1997
34 Optimum vectorization of scalable synchronous dataflow graph.. (context) - Ritz, Pankert et al. - 1993
30 Scheduling for optimum data memory compaction in block diagr.. (context) - Ritz, Willems et al. - 1995
30 Algorithms for Address Assignment in DSP Code Generation - Leupers, Marwedel - 1996
29 Instruction Selection Using Binate Covering for Code Size Op.. - Liao, Devadas et al. - 1995
27 Cyclo-static data flow (context) - Bilsen, Engels et al. - 1995
27 Memory Bank and Register Allocation in Software Synthesis fo.. - Sudarsanam, Malik - 1995
27 Code Optimization Techniques for Embedded DSP Microprocessor.. - Liao, Devadas et al. - 1995
26 Optimizing Stack Frame Accesses for Processors with Restrict.. - Bartley - 1992
26 Generation of Software Tools from Processor Descriptions for.. - Hartoog, Rowson et al. - 1997
26 and Scheduling in the AVIV retargetable code generator (context) - Hanono, Devadas et al. - 1998
26 The ASSIGN parallel program generator (context) - O'Hallaron - 1991
26 Optimal Code Generation for Embedded Memory Non-Homogeneous .. - Araujo, Malik - 1995
24 Minimizing memory requirements in rate-optimal schedules - Govindarajan, Gao et al. - 1994
22 Synthesis of embedded software from synchronous dataflow spe.. - Bhattacharyya, Murthy et al. - 1999
21 Using Register Transfer Paths in Code Generation for Heterog.. - Araujo, Malik et al. - 1996
20 Analysis and Evaluation of Address Arithmetic Capabilities i.. - Sudarsanam, Liao et al. - 1997
20 Address Calculation for Retargetable Compilation and Explora.. (context) - Liem, Paulin et al. - 1996
20 IEEE Transactions on Signal Processing (context) - Bilsen, Engels et al. - 1996
20 Static scheduling and code generation from dynamic dataflow .. (context) - Buck - 1994
19 Graph based Retargetable Microcode Compilation in the MIMOLA.. (context) - Nowak - 1987
19 Combined Scheduling and Data Routing for Programmable ASIC S.. (context) - Hartmann - 1992
19 Gabriel: A design environment for DSP (context) - Lee, Ho et al. - 1989
18 An Integrated Approach to Retargetable Code Generation (context) - Wilson, Grewal et al. - 1994
17 APGAN and RPMC: Complementary heuristics for translating DSP.. - Bhattacharyya, Murthy et al. - 1997
15 Conflict Modelling and Instruction Scheduling in Code Genera.. - Timmer, Strik et al. - 1995
15 Joint minimization of code and data for synchronous dataflow.. (context) - Murthy, Bhattacharyya et al. - 1997
15 A scheduling framework for minimizing memory requirements of.. (context) - Bhattacharyya, Buck et al. - 1993
15 Programmable DSP architectures --- Part (context) - Lee - 1988
14 Generating compact code from dataflow specifications of mult.. - Bhattacharyya, Buck et al. - 1995
14 Time-Constrained Code Compaction for DSPs - Leupers, Marwedel - 1997
13 A Unified Code Generation Approach using Mutation Scheduling (context) - Novack, Nicolau et al.
13 Trends in Embedded Systems Technology (context) - Paulin, Cornero et al. - 1996
13 Memory efficient synthesis from dataflow graphs (context) - Sung, Kim et al. - 1998
12 Programmable DSP architectures --- Part II (context) - Lee - 1988
12 Retiming of DSP programs for optimum vectorization (context) - Zivojnovic, Ritz et al. - 1994
12 Buffer memory requirements in DSP applications (context) - Ade, Lauwereins et al. - 1994
11 Automatic Instruction Code Generation based on Trellis Diagr.. (context) - Wess - 1992
10 Multidimensional exploration of software implementations for.. - Zitzler, Teich et al. - 1999
10 A comparison of synchronous and cyclo-static dataflow - Parks, Pino et al. - 1995
10 IEEE Transactions on Parallel and Distributed Systems (context) - Lee, dataflow - 1991
9 Well-behaved programs for DSP computation (context) - Gao, Govindarajan et al. - 1992
9 An Efficient Model for DSP Code Generation: Performance (context) - Gebotys - 1997
9 Optimal parenthesization of lexical orderings for DSP block .. - Bhattacharyya, Murthy et al. - 1995
9 Code generation for multirate DSP systems in gabriel (context) - How - 1990
9 Evolutionary algorithms for the synthesis of embedded softwa.. - Zitzler, Teich et al. - 1999
8 Representing and exploiting data parallelism using multidime.. (context) - Lee - 1993
8 EPICS: A Flexible Approach to Embedded DSP Cores (context) - Woudsma - 1994
8 DSP Architect DFL User's and Reference Manual (context) - Corporation - 1993
8 Constraint Driven Code Selection for Fixed-Point DSPs - Bashford, Leupers - 1999
8 Lazy Data Routing and Greedy Scheduling for Application-Spec.. (context) - Rimey, Hilfinger - 1988
8 Minimal memory schedules for dataflow networks (context) - Cubric, Panangaden - 1993
8 Optimized software synthesis for digital signal processing a.. - Teich, Zitzler et al. - 1998
7 Scheduling dynamic dataflow graphs using the token flow mode.. (context) - Buck, Lee - 1993
7 A Uniform Optimization Technique for Offset Assignment Probl.. - Leupers, David - 1998
6 A hierarchical multiprocessor scheduling system for DSP appl.. - Pino, Bhattacharyya et al. - 1995
6 Shared memory implementations of synchronous dataflow specif.. - Murthy, Bhattacharyya - 1999
6 Eindhoven University of Technology (context) - Berkelaar
6 A Graph Based Processor Model for Retargetable Code Generati.. - Van Praet, Lanneer et al. - 1996
5 A buffer merging technique for reducing memory requirements .. - Murthy, Bhattacharyya - 1999
4 Optimal DSP Memory Layout Generation as a Quadratic Assignme.. (context) - Wess, Gotschlich - 1997
4 compilers for DSPs flex their muscles (context) - Levy - 1997
3 Optimal Register Assignment for Loops for Embedded Code Gene.. (context) - Kolson, Nicolau et al. - 1995
3 Ox User's Manual (context) - Bischoff - 1992
3 An extension of multidimensional synchronous dataflow to han.. (context) - Murthy, Lee - 1996
3 Data memory minimisation for synchronous data flow graphs em.. - Ade, Lauwereins et al. - 1994
3 VLSI design and implementation fuels the signal processing r.. (context) - Design, Signal et al. - 1998
2 and multimedia applications --- an evaulation using DSPstone (context) - Zivojnovic, Schraut et al. - 1995
2 ACM Letters on Programming Languages and Systems vol (context) - Fraser, Hanson et al. - 1992
2 Using and Porting GNU CC V (context) - Stallmann - 1993
2 Berkeley Design Technology (context) - Lapsley, Bier et al. - 1994
1 Multirate retiming: A powerful tool for hardware/software co.. (context) - Zivojnovic, Ritz et al. - 1993
Documents on the same site (http://www.cs.umd.edu/TRs/TR.html): More
Adaptive Use of Iterative Methods in Predictor-Corrector.. - Wang, O'Leary (1999) (Correct)
Near-Optimal Parameters for Tikhonov and Other Regularization.. - O'Leary (1999) (Correct)
Computation and Uses of the Semidiscrete Matrix Decomposition - Kolda, O'Leary (1999) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC