Alex Ramírez, Josep Ll. Larriba-Pey, Mateo Valero  Home/Search
Context
Related
| ac.upc.es/pub/repo...CEPBA199919.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ac.upc.es/recerc...INDEX1999CEPBA (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The objective of this paper is to improve the use of the hardware resources of the trace cache mechanism, reducing the implementation cost with no performance degradation, eliminating trace and basic block replication. Two previous works approach a cost reduction for the trace cache. The software trace cache is a code reordering scheme which builds as many traces at compile-time as possible. This increases the performance of the core fetch unit, providing traces from the instruction cache, and... (Update)
Similar documents (at the sentence level):
24.1%: Trace cache redundancy: Red Blue traces - Ramírez, Larriba-Pey.. (Correct)
Active bibliography (related documents): More All
0.9: Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
0.8: Optimization of Instruction Fetch for Decision.. - Ramírez.. (1999) (Correct)
0.7: Software Trace Cache for Commercial Applications - Ramirez, Larriba-Pey.. (Correct)
Similar documents based on text: More All
1.1: A Comparative Study of Redundancy in Trace Caches - Vandierendonck.. (Correct)
0.7: Using Dynamic Branch Behavior for Power-Efficient Instruction Fetch - Hu, al. (2003) (Correct)
0.5: Trace Preconstruction - Jacobson, Smith (2000) (Correct)
BibTeX entry: (Update)
@misc{ ramirez-red,
author = "Alex Ram\'erez and Josep Ll. Larriba-Pey and Mateo Valero",
title = "Red blue traces: Trace cache redundancy",
url = "citeseer.ist.psu.edu/228907.html" }
Citations (may not include all citations):407 Trace scheduling: A technique for global microcode compactio.. (context) - Fisher - 1981
164 The superblock: An effective technique for vliw and supersca.. (context) - Hwu, Mahlke et al. - 1993
93 Optimization of instruction fetch mechanism for high issue r.. - Conte, Menezes et al. - 1995
75 Increasing the instruction fetch rate via multiple branch pr.. - Yeh, Marr et al. - 1993
51 Optimizing instruction cache performance for operating syste.. - Torrellas, Xia et al. - 1995
37 Critical issues regarding the trace cache fetch mechanism - Patel, Friendly et al. - 1997
33 Dynamic flow instruction cache memory organized arround trac.. (context) - Peleg, Weiser - 1995
26 The block-based trace cache - Black, Rychlik et al. - 1999
22 Improving trace cache effectiveness with branch promotion an.. - Patel, Evers et al. - 1998
16 Achieving high instruction cache performance with an optimiz.. (context) - Hwu, Chang - 1989
9 Software trace cache - Ram'irez, Ll et al. - 1999
6 on Programming Languaje Design and Implementation (context) - Pettis, Hansen et al. - 1990
6 Trace cache: a low latency aprroach to high bandwith instruc.. (context) - Rottenberg, Benett et al. - 1996
6 Putting the fill unit to work: Dynamic optimization for trac.. - Friendly, Patel et al. - 1998
6 Alternative fetch and issue techniques from the trace cache .. (context) - Friendly, Patel et al. - 1997
4 Code reordering of decision support systems for optimized in.. (context) - Ram'irez, Ll et al. - 1999
4 Code reordering of decision support systems for optimized in.. (context) - Ram'irez, Ll et al. - 1999
Documents on the same site (http://www.ac.upc.es/recerca/reports/INDEX1999CEPBA.html): More
Linear Aggressive Prefetching: A Way to Increase the.. - Cortes Labarta.. (1999) (Correct)
Dynamic Cluster Assignment Mechanisms - Canal, Parcerisa, González (2000) (Correct)
A Cost-Effective Clustered Architecture - Canal, Parcerisa, González (1999) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC