MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Efficient verification of timed automata using dense and discrete time semantics (1999) [17 citations — 3 self]

Download:
Download as a PDF | Download as a PS
by Marius Bozga, Oded Maler, Stavros Tripakis
In Correct Hardware Design and Verification Methods
ftp://ftp.imag.fr/imag/SPECTRE/ODED/stari.ps.gz
Add To MetaCart

Abstract:

Abstract. In this paper we argue that the semantic issues of discrete vs. dense time should be separated as much as possible from the pragmatics of state-space representation. Contrary to some misconceptions, the discrete semantics is not inherently bound to use state-explosive techniques any more than the dense one. In fact, discrete timed automata can be analyzed using any representation scheme (such as DBM) used for dense time, and in addition can benefit from enumerative and symbolic techniques (such as BDDs) which are not naturally applicable to dense time. DBMs, on the other hand, can still be used more efficiently by taking into account the activity of clocks, to eliminate redundancy. To support these claims we report experimental results obtained using an extension of Kronos with BDDs and variable-dimension DBMs where we verified the asynchronous chip STARI, a FIFO buffer which provides for skew-tolerant communication between two synchronous systems. Using discrete time and BDDs we were able to prove correctness of a STARI implementation with 18 stages (55 clocks), better than what has been achieved using other techniques. The verification results carry over to the dense semantics. Using variable-dimension DBMs we have managed to verify STARI for up to 8 stages (27 clocks). In fact, our analysis shows that at most one third of the clocks are active at any reachable state, and about one fourth of the clocks are active in 90 % of the reachable states. 1

Citations

210 The tool KRONOS – Daws, Olivero, et al. - 1996
165 Timing Assumptions and Verification of Finite-State Concurrent Systems – Dill - 1989
116 A Theory of Timed Automata, Theoretical Computer Science 126 – Alur, Dill - 1994
84 What good are digital clocks – Henzinger, Manna, et al. - 1992
60 Model checking of real-time reachability properties using abstractions – Daws, Tripakis - 1998
59 Delay analysis in synchronous programs – Halbwachs - 1993
55 Asynchronous Circuits – Brzozowski, Seger - 1995
47 Timing analysis of asynchronous circuits using timed automata – Maler, Pnueli - 1995
45 Testing timed automata – Springintveld, Vaandrager, et al. - 1996
41 Timing analysis in COSPAN – Alur, Kurshan - 1996
41 Reducing the number of clock variables of timed automata – Daws, Yovine - 1996
36 Approximate Reachability Analysis of Timed Automata – Balarin - 1996
32 Verification of timed systems using POSETs – Belluomini, Myers - 1998
30 Symbolic Equivalence Checking – Fernandez, Kerbrat, et al.
23 Finite-state Analysis of Asynchronous Circuits with Bounded Temporal Uncertainty – Lewis - 1989
20 Uppaal in a nutshell. Software Tools for Technology Transfer – Larsen, Pettersson, et al. - 1997
15 Timed trace theoretic verification using partial order reduction – Yoneda, Ryu - 1999
12 Approximations for verifying timing properties – Wong-Toi, Dill - 1994
11 STARI: A Case Study in Compositional and Hierarchical Timing Verification – Tasiran, Brayton - 1997
8 SMI: An Open Toolbox for Symbolic Protocol Verification – Bozga - 1997
5 Computing Delay with Coupling using Timed Automata – Tasiran, Kukimoto, et al. - 1997
4 Verifying Abstractions of Timed Systems – Alur, Kurshan, et al. - 1996
3 On the Discretization of Delays – Asarin, Maler, et al. - 1998
3 A Symbolic -calculus Model Checker for Automata with Variables, Unpublished Manuscript, Verimag – Bozga, Fernandez, et al. - 1996
2 Logics and Models for Real-Time: A survey, J.W. de Bakker et al – Alur, Henzinger - 1992
2 Efficient Verification of Real-Time Systems – Larsen, Larsson, et al. - 1997
1 STARI: Skew Tolerant Communication – Greenstreet - 1997
1 Branching-Time and Abstraction – Glabbeek, Weijland - 1989