The KSR1: Experimentation and Modeling of Poststore (1993) [33 citations — 3 self]
|
Popular Tags
No tags have been applied to this document.
BibTeX | Add To MetaCart
@INPROCEEDINGS{Rosti93theksr1:,author = {E. Rosti and E. Smirni and T. D. Wagner and A. W. Apon and L. W. Dowdy},
title = {The KSR1: Experimentation and Modeling of Poststore},
booktitle = {In Proc. of 1993 ACM SIGMETRICS},
year = {1993},
pages = {74--85}
}
Years of Citing Articles
Abstract:
Kendall Square Research introduced the KSR1 system in 1991. The architecture is based on a ring of rings of 64-bit microprocessors. It is a distributed, shared memory system and is scalable. The memory structure is unique and is the key to understanding the system. Different levels of caching eliminates physical memory addressing and leads to the ALLCACHE TM scheme. Since requested data may be found in any of several caches, the initial access time is variable. Once pulled into the local (sub)cache, subsequent access times are fixed and minimal. Thus, the KSR1 is a Cache--Only Memory Architecture (COMA) system. This paper describes experimentation and an analytic model of the KSR1. The focus is on the poststore programmer option. With the poststore option, the programmer can elect to broadcast the updated value of a variable to all processors that might have a copy. This may save time for threads on other processors, but delays the broadcasting thread and places additional traffic on the ring. The specific issue addressed is to determine under what conditions poststore is beneficial. The analytic model and the experimental observations are in good agreement. They indicate that the decision to use poststore depends both on the application and the current system load.
Citations
| 826 | How to make a multiprocessor computer that correctly executes multiprocess programs – Lamport - 1979 |
| 234 | A class of Generalized Stochastic Petri Nets for the performance evaluation of multiprocessor systems – Marsan, Balbo, et al. - 1984 |
| 201 | Memory access buffering in multiprocessors – Dubois, Scheurich, et al. - 1986 |
| 170 | Performance analysis using stochastic petri nets – Molloy - 1982 |
| 151 | DDM - A cache-only memory architecture – Hagersten, Landin, et al. - 1992 |
| 113 | A comparison of receiver-initiated and sender-initiated load sharing. Performance Evaluation – Eager, Lazowska, et al. - 1986 |
| 32 | Square multiprocessor: Early experiences and peformance – Kendall - 1992 |
| 12 | Manual for the SPNP Package, Version 3.1 – Ciardo, Muppala - 1991 |
