Chanik Park, Jaewoong Chung, Soonhoi Ha  Home/Search
Context Related
| mirage.snu.ac.kr/publicatio...SiPS99.ps peace.snu.ac.kr/publicatio...SiPS99.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: mirage.snu.ac.kr/publications/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We present an efficient dataflow representation of MPEG-1 Audio (Layer III) Decoder (MP3) algorithm with controlled global states. Although dataflow graph has been a successful representation language for DSP applications, lack of global states makes it unsuitable to some applications that require periodic parameter update and dynamic behavior of function blocks. We show the global states can solve these problems and be fused into dataflow graph without any side effect. With a reallife example... (Update)
Context of citations to this paper: More
...of introducing sample rate inconsistency into the dataflow signal processing increases. SPDF (Synchronous Piggybacked Data Flow) [10] suggested a piggybacked way to solve this problem. However, 10] also cannot avoid unnecessary and redundant delivery of the information,...
Cited by: More
Extended Synchronous Dataflow for Efficient DSP System.. - Park, Chung, Ha (1999) (Correct)
Unknown - (2004) (Correct)
Modeling Of Block-Based Dsp Systems - Dong-Ik Ko And (2003) (Correct)
Active bibliography (related documents): More All
0.5: Dataflow Specification for System Level Synthesis of 3D.. - Park, Kim, Ha (2001) (Correct)
0.3: The Processing Graph Method Tool (PGMT) - Stevens (Correct)
0.2: Context-Aware Process Networks - van Dijk, Sips, Deprettere (2003) (Correct)
Similar documents based on text: More All
0.3: Efficient Code Synthesis from Extended Dataflow Graphs for.. - Oh, Ha (2002) (Correct)
0.1: Hardware Synthesis from SPDF Representation for Multimedia.. - Chanik Park And (2000) (Correct)
0.1: Weighted Modules and Representations of Codes - Honold, Nechaev (1998) (Correct)
Related documents from co-citation: More All
4: IEEE Transactions on Signal Processing (context) - Bilsen, Engels et al. - 1996
4: Parameterized dataflow modeling of DSP systems - Bhattacharya, Bhattacharyya
3: Optimum Vectorization of Scalable Synchronous Dataflow Graphs (context) - Ritz, Pankert et al. - 1993
BibTeX entry: (Update)
C. Park, J. Chung, and S. Ha. Efficient dataflow representation of MPEG-1 audio (layer iii) decoder algorithm with controlled global states. In Proceedings of the IEEE Workshop on Signal Processing Systems, 1999. http://citeseer.ist.psu.edu/article/park99efficient.html More
@article{ park99efficient,
author = "N. Park and V. K. Prasanna and C. S. Raghavendra",
title = "Efficient Algorithms for Block-Cyclic Array Redistribution Between Processor Sets",
journal = "IEEE Transactions on Parallel and Distributed Systems",
volume = "10",
number = "12",
pages = "217--??",
year = "1999",
url = "citeseer.ist.psu.edu/article/park99efficient.html" }
Citations (may not include all citations):277 Ptolemy: a Framework for Simulating and Prototyping Heteroge.. - Buck, Ha et al. - 1994
210 Synchronous Data Flow (context) - Lee, Messerschmitt - 1987
34 GRAPE: A CASE Tool for Digital Signal Parallel Processing (context) - Lauwereins, Engels et al. - 1990
27 Cyclo-Static Dataflow (context) - Bilsen, Engels et al. - 1996
10 A Comparison of Synchronous and CycloStatic Dataflow - Parks, Pino et al. - 1995
5 Demonstration of Codesign Workflow in PeaCE - Sung, Oh et al. - 1997
5 IEEE Signal Processing Magazine (context) - Audio - 1997
4 Extended Synchronous Dataflow for Efficient DSP System Appli.. - Park, Chung et al. - 1999
4 Quasi-Static Scheduling for Multiprocessor DSP (context) - Ha, Lee - 1991
3 An Introduction to the Processing Graph Method (context) - Kaplan - 1997
1 Middlefield Rd (context) - Manual, Generation et al.
Documents on the same site (http://mirage.snu.ac.kr/publications/): More
A Static Scheduling Heuristic for Heterogeneous Processors - Hyunok Oh (1996) (Correct)
A Hardware Software Cosimulation Backplane with Automatic.. - Sung, Ha (1998) (Correct)
Optimized Timed Hardware Software Cosimulation without Roll-back - Sung, Ha (1998) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC