See this document in CiteSeerX!

Performance Evaluation of the SGI Origin2000: A Memory-Centric Characterization of LANL ASCI Applications  (Make Corrections)  
Harvey Wasserman, Olaf M. Lubeck, Yong Luo, Federico Bassetti



  Home/Search   Context   Related

 
View or download:
lanl.gov/cic19/teams/par_...LUBECK.PS.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  lanl.gov/cic19/tea...Publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: : In this paper we compare single-processor performance of the SGI Origin and PowerChallenge and utilize a previously-reported performance model for hierarchical memory systems to explain the results. Both the Origin and PowerChallenge use the same microprocessor (MIPS R10000) but have significant differences in their memory subsystems. Our memory model includes the effect of overlap between CPU and memory operations and allows us to infer the individual contributions of all three improvements ... (Update)

Active bibliography (related documents):   More   All
0.5:   A Statistical-Empirical Hybrid Approach to Hierarchical Memory .. - Sun, Cameron (1900)   (Correct)
0.1:   A Factorial Performance Evaluation for Hierarchical Memory.. - Sun, He, Cameron, Luo (1999)   (Correct)
0.1:   A Methodology for the In-Depth Analysis of Cache Hierarchy.. - Albonesi, Koren   (Correct)

Similar documents based on text:   More   All
0.2:   Cache-Friendly Implementations of Transitive Closure - Penner, Prasanna (2001)   (Correct)
0.2:   POEMS: End-to-End Performance Design of Large.. - Deelman, Dube.. (1998)   (Correct)
0.2:   The Performance Realities Of Massively Parallel.. - Lubeck, Simmons.. (1992)   (Correct)

BibTeX entry:   (Update)

@misc{ wasserman-performance,
  author = "Harvey Wasserman and Olaf M. Lubeck and Yong Luo and Federico Bassetti",
  title = "Performance Evaluation of the SGI Origin2000: A Memory-Centric Characterization
    of LANL ASCI Applications",
  url = "citeseer.ist.psu.edu/205871.html" }
Citations (may not include all citations):
99   Hitting the Memory Wall: Implications of the Obvious - Wulf, McKee - 1995
75   The MIPS R10000 Superscalar Microprocessor (context) - Yeager - 1996
30   The Declining Effectiveness of Dynamic Caching for General-P.. - Burger, Goodman et al. - 1995
9   R10000 Microprocessor Product Overview (context) - Technologies
2   Development and Validation of a Hierarchical Memory Model In.. (context) - Lubeck, Luo et al.

Documents on the same site (http://www.c3.lanl.gov/cic19/teams/par_arch/Publications.html):   More
The Performance Realities Of Massively Parallel.. - Lubeck, Simmons.. (1992)   (Correct)
Benchmark Tests on a Silicon Graphics R8000-Based Workstation - Wasserman   (Correct)
A Comparison of Performance-Enhancing Strategies for.. - Bassetti, Davis, Quinlan (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC