Patrice Bertin, Didier Roncin, Jean Vuillemin  Home/Search
Context Related
| pam.devinci.fr/pub/doc/PRLRR...24.ps.Z digital.com/pub/DEC/PR...PRLRR24.ps.Z dec.com/pub/DEC/PRL/re...PRLRR24.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: pam.devinci.fr/documentation (more) From: digital.com/PRL/publication...pam (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We present some quantitative performance measurements for the computing power of Programmable Active Memories (PAM), as introduced by [BRV89]. Based on Field Programmable Gate Array (FPGA) technology, the PAM is a universal hardware co-processor closely coupled to a standard host computer. The PAM can speed up many critical software applications running on the host, by executing part of the computations through a specific hardware design. The performance measurements presented are based on two... (Update)
Cited by: More
Memory Access Schemes for Configurable Processors - Holger Lange And (2000) (Correct)
The Esterel v5 Language Primer - Version v5_91 - Berry (2000) (Correct)
Design Space Exploration with A Stream Compiler - Mencer, Pearce, Howes, Luk (2003) (Correct)
Similar documents (at the sentence level):
30.2%: Programmable Active Memories: a Performance Assessment - Bertin, Roncin, Vuillemin (1992) (Correct)
Active bibliography (related documents): More All
2.6: theoremTheorem[section] exampleExample[section].. - Em Ma (Correct)
1.5: Programmable Active Memories: the Coming of Age - Vuillemin, Bertin, Roncin.. (1994) (Correct)
1.0: Programmable Active Memories: Reconfigurable Systems.. - Vuillemin, Bertin.. (1996) (Correct)
Similar documents based on text: More All
0.7: Introduction to Programmable Active Memories - Bertin, Roncin, Vuillemin (1989) (Correct)
0.4: Measuring System Performance with Reprogrammable Hardware - Shand (1992) (Correct)
0.3: A Hardware Implementation of Pure Esterel - Berry (1991) (Correct)
Related documents from co-citation: More All
21: Processor Reconfiguration Through Instruction -Set Metamorphosis - Athanas, Silverman - 1993
18: Rapid Implementation of a Genetic Sequence Comparator Using Field-Programmable L.. (context) - Lopresti - 1991
17: Building and using a highly parallel programmable logic array (context) - Gokhale, Holmes et al. - 1991
BibTeX entry: (Update)
Patrice Bertin, Didier Roncin, and Jean Vuillemin. Programmable active memories: a performance assessment. In Symposium on Integrated Systems, Seattle, WA, USA, March 1993. MIT Press. Also available as PRL research report 24. http://citeseer.ist.psu.edu/article/bertin93programmable.html More
@inproceedings{ bertin93programmable,
author = "P. Bertin and D. Roncin and J. Vuillemin",
title = "Programmable Active Memories: a Performance Assessment",
booktitle = "Research on Integrated Systems: Proceedings of the 1993 Symposium",
editor = "G. Borriello and C. Ebeling",
pages = "88--102",
year = "1993",
url = "citeseer.ist.psu.edu/article/bertin93programmable.html" }
Citations (may not include all citations):1575 Computer architecture: a quantitative approach (context) - Hennessy, Patterson - 1990
126 The Feynman lectures on PHYSICS (context) - Feynman, Leighton et al. - 1963
105 The Programmable Gate Array Data Book (context) - Inc - 1987
33 Multigrid methods on parallel computers - a survey of recent.. (context) - McBryan, Frederickson et al. - 1991
24 A survey of hardware implementations of RSA (context) - Brickell - 1990
20 Hardware speedups in long integer multiplication - Shand, Bertin et al. - 1991
19 Two's complement pipeline multipliers (context) - Lyon - 1976
13 TURBOchannel hardware specification (context) - Corporation - 1991
12 NAC: A systolic array for comparing nucleic acid sequences (context) - Lopresti - 1987
12 Configurable hardware: two case studies of micro-grain compu.. (context) - Gray, Kean - 1989
11 A hardware emulator for binary neural networks - Skubiszewski - 1990
9 A multiprecise integer arithmetic package (context) - Buell, Ward - 1989
9 th IEEE Symposium on COMPUTER ARITHMETIC (context) - Shand, Vuillemin et al. - 1993
7 An exact hardware implementation of the Boltzmann Machine - Skubiszewski - 1992
5 Connection machine application performance (context) - McBryan - 1989
4 Academy Proceedings in Engineering Sciences (context) - Berry, Implementation et al. - 1992
4 library for the simulation and generation of DECPeRLe1 desig.. (context) - Touati, DC - 1992
4 BigNum: a portable efficient package for arbitrary-precision.. (context) - Serpette, Vuillemin et al. - 1989
3 Public key cryptography (context) - Rivest, Shamir et al. - 1979
2 Image Analysis and Mathematical Morphology (context) - Serrat - 1982
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://pam.devinci.fr/documentation.html): More
Measuring Unix Kernel Performance - M. Shand (Correct)
Hardware Speedups in Long Integer Multiplication - Shand, Bertin, Vuillemin (1990) (Correct)
Measuring System Performance with Reprogrammable Hardware - Shand (1992) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC