(Enter summary)
Abstract: . We present a formal model of asynchronous communication between
two digital hardware devices. The model takes the form of a function in the
Boyer-Moore logic. The function transforms the signal stream generated by one
processor into that consumed by an independently clocked processor, given the
phases and rates of the two clocks and the communications delay. The model
can be used quantitatively to derive concrete performance bounds on communications
at ISO protocol level 1 (physical level).... (Update)
Context of citations to this paper: More
...0. Physically, due to some disturbance, it takes some amount of time to the signal on the bus to change from high to low or vice versa [23, 24]. So the value of r is chosen arbitrarily among 0 and 1 if the digitised value is neither 0 nor 1. Therefore r is unreliable when the...
.... To our knowledge, there has been some work on the veri cation of instances of the protocol either using theorem proving techniques [Moo93] or model checking [IG99,Vaa] and one work presenting full parameter analysis using PVS and the Duration Calculus, however, without...
Cited by: More
Verification of a Biphase Mark Protocol - Ivanov, Griffioen (1999)
(Correct)
Some Lessons from the HyTech Experience - Henzinger, Preußig, Wong-Toi (2001)
(Correct)
Real-Time Systems Development with Duration Calculi: an Overview - Van Hung (2002)
(Correct)
Similar documents (at the sentence level):
62.9%: A Formal Model of Asynchronous Communication and Its Use in.. - Moore (1992)
(Correct)
Active bibliography (related documents): More All
0.4: Microprocessor Design Verification - Hunt (1989)
(Correct)
0.4: Mechanically Verified Hardware Implementing an 8-Bit Parallel IO.. - Moore (1992)
(Correct)
0.4: Design Goals for ACL2 - Kaufmann, Moore (1994)
(Correct)
Similar documents based on text: More All
0.2: Reasoning about TLA Actions - Pacheco (2001)
(Correct)
0.2: The Apprentice Challenge - Strother Moore University
(Correct)
0.2: A Formalization of a Subset of VHDL - Russinoff (1994)
(Correct)
Related documents from co-citation: More All
7: Verifying the interactive convergence clock synchronization algorithm using the ..
- Young - 1992
6: A Computational Logic Handbook (context) - Boyer, Moore - 1988
5: Digital Communication Systems Design (context) - Roden - 1988
BibTeX entry: (Update)
J Strother Moore, "A formal model of asynchronous communication and its use in mechanically verifying a biphase mark protocol", NASA CR-4433, June 1992. http://citeseer.ist.psu.edu/article/moore93formal.html More
@article{ moore94formal,
author = "J Strother Moore",
title = "A Formal Model of Asynchronous Communication and its Use in Mechanically Verifying a Biphase Mark Protocol",
journal = "Formal Aspects of Computing",
volume = "6",
number = "1",
pages = "60--91",
year = "1994",
url = "citeseer.ist.psu.edu/article/moore93formal.html" }
Citations (may not include all citations):
2732
Communicating Sequential Processes (context) - Hoare - 1985
1097
Automatic verification of finitestate concurrent systems usi.. (context) - Clarke, Emerson et al. - 1986
716
Parallel Program Design: A Foundation (context) - Chandy, Misra - 1988
484
A Calculus of Communicating Systems (context) - Milner - 1980
413
Petri Net Theory and the Modeling of Systems (context) - Peterson - 1981
392
A Computational Logic (context) - Boyer, Moore - 1979
334
A Computational Logic Handbook (context) - Boyer, Moore - 1988
256
Reaching agreement in the presence of faults (context) - Pease, Shostak et al. - 1980
33
Adequate proof principles for invariance and liveness proper.. (context) - Manna, Pnueli - 1984
31
Multi-level verification of microprocessor-based systems (context) - Joyce - 1990
25
Digital Communications Fundamentals and Applications (context) - Sklar - 1988
24
Research on automatic verification of finite-state concurren.. (context) - Clarke, Grumberg - 1987
19
A formal model of asynchronous communication and its use in ..
- Moore - 1992
19
Special issue on system verification (context) - Bevier, Hunt et al. - 1989
19
Formal Verification of Hardware Design (context) - Yoeli - 1990
18
Verifying the interactive convergence clock synchronization ..
- Young - 1991
14
The proof of correctness of a fault-tolerant circuit design
- Bevier, Young - 1991
14
Formal verification of the interactive convergence clock syn..
- Rushby, von Henke - 1989
13
Mechanizing unity (context) - Goldschlag - 1990
9
Mechanically verified hardware implementing an 8-bit paralle..
- Moore - 1992
9
Webster's Ninth New Collegiate Dictionary (context) - Mish - 1987
7
A Survey of Verification Techniques for Parallel Programs (context) - Barringer - 1985
7
Digital Communication Systems Design (context) - Roden - 1988
5
Also available through Computational Logic (context) - Hunt, Fm - 1985
4
Formal techniques for protocol specification and verificatio.. (context) - Sunshine - 1979
4
Intel Literature Sales (context) - Corporation - 1991
4
Formal specification and verification of asynchronous proces.. (context) - Joyce - 1988
4
A formal introduction to a simple hdl (context) - Brock, Hunt - 1990
4
Formal proof of correspondence between the specification of .. (context) - Pygott - 1985
4
Programmer's Guide to Serial Communications (context) - Campbell - 1988
3
A mechanical verification of the alternating bit protocol
- DiVito - 1981
3
Elsevier Science Publishers B (context) - Aggarwal, Sabnani - 1988
2
Specification real-time protocols for broadcast networks (context) - Jain, Lam - 1991
2
Verification of communications protcols and abstract process.. (context) - DiVito - 1982
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.utexas.edu/users/moore/publications/): More
An ACL2 Proof of Write Invalidate Cache Coherence - Moore (1998)
(Correct)
A Theorem Prover for a Computational Logic - Boyer, Moore (1990)
(Correct)
Mechanized Formal Reasoning about Programs and Computing Machines - Boyer, Moore (1996)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC