David Patterson, Krste Asanovic, Aaron Brown, Richard Fromm, Jason Golbus, Benjamin Gribstad, Kimberly Keeton, Christoforos Kozyrakis, David Martin, Stylianos Perissakis, Randi Thomas, Noah  Home/Search
Context Related
| berkeley.edu/papers/iccd.ps berkeley.edu/~kozyraki/pap...iccd97.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: berkeley.edu/publications (more) From: berkeley.edu/~kozyraki/p...papers (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The goal of Intelligent RAM (IRAM) is to design a cost-effective computer by designing a processor in a memory fabrication process, instead of in a conventional logic fabrication process, and include memory on-chip. To design a processor in a DRAM process one must learn about the business and culture of the DRAMs, which is quite different from microprocessors. We describe some of those differences, and then our current vision of IRAM applications, architectures, and implementations. 1.... (Update)
Cited by: More
An Efficient Component (in-Ram) For Buffer - Management And Multi-Protocol (Correct)
Active bibliography (related documents): More All
0.5: Distributed Vector Architectures - Kaxiras (Correct)
0.3: A Case for Intelligent RAM - Patterson, al. (1997) (Correct)
0.2: A Case for Intelligent RAM: IRAM - Patterson, Anderson, Cardwell.. (1997) (Correct)
Similar documents based on text: More All
0.8: Scaling Processors to 1 Billion Transistors and Beyond: .. - Perissakis, Kozyrakis, .. (Correct)
0.8: Scalable Processors in the Billion-Transistor Era: IRAM - Kozyrakis, Perissakis.. (1997) (Correct)
0.6: The Energy Efficiency of IRAM Architectures - Fromm, Perissakis, Cardwell.. (1996) (Correct)
BibTeX entry: (Update)
D. Patterson, K. Asanovic, A. Brown, R. Fromm, J. Golbus, B. Gribstad, K. Keeton, C. Kozyrakis, D. Martin, S. Perissakis, R. Thomas, N. Treuhaft, K. Yelick, "Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures", ICCD 97 proceedings. http://citeseer.ist.psu.edu/168748.html More
@misc{ patterson-intelligent,
author = "D. Patterson and K. Asanovic and A. Brown and R. Fromm and J. Golbus and
B. Gribstad and K. Keeton and C. Kozyrakis and D. Martin and S. Perissakis
and R. Thomas and N. Treuhaft and K. Yelick",
title = "Intelligent RAM (IRAM): the Industrial Setting, Applications, and Architectures",
text = "D. Patterson, K. Asanovic, A. Brown, R. Fromm, J. Golbus, B. Gribstad,
K. Keeton, C. Kozyrakis, D. Martin, S. Perissakis, R. Thomas, N. Treuhaft,
K. Yelick, Intelligent RAM (IRAM): the Industrial Setting, Applications,
and Architectures, ICCD 97 proceedings.",
url = "citeseer.ist.psu.edu/168748.html" }
Citations (may not include all citations):82 File server scaling with network-attached secure disks - Gibson, Nagle et al. - 1997
64 Missing the memory wall: the case for processor/memory integ.. (context) - Saulsbury, Nowatzyk - 1996
55 High-performance sorting on networks of workstations (context) - Arpaci-Dusseau, Arpaci-Dusseau et al. - 1997
45 A case for intelligent RAM - Patterson, Anderson et al. - 1997
37 The energy efficiency of IRAM architectures - Fromm, Perissakis et al. - 1997
18 Combined DRAM and logic chip for massively parallel systems (context) - Kogge, Sunaga et al. - 1995
17 Evaluation of Existing Architectures in IRAM Systems - Bowman, Cardwell et al. - 1997
15 A multimedia 32 b RISC microprocessor with 16 Mb DRAM (context) - Shimizu - 1996
15 Parallel processing RAM chip with 256 Mb DRAM and quad proce.. (context) - Murakami, Shirakawa et al. - 1997
14 Intelligent RAM (IRAM): chips that remember and compute (context) - Patterson, Anderson et al. - 1997
9 IRAM and SmartSIMM: Overcoming the I/O Bus Bottleneck (context) - Keeton, Arpaci-Dusseau et al. - 1997
2 Scaling Processors to 1 Billion Transistors and Beyond: IRAM (context) - Perissakis, Kozyrakis et al. - 1997
1 DRAM Market Price Information in Japan (context) - Corporation - 1997
1 The Future of Computing (context) - Papadopolous - 1997
1 Intel Ships 20 Gflops Teraflops Installment to Sandia (context) - Rowell - 1996
1 Considerations Leading to an Asynchronous SIMD Architectural.. (context) - Weems - 1997
1 Evaluation of Existing Architectures in IRAM Systems (context) - Yamauchi, Hammond et al. - 1997
Documents on the same site (http://iram.cs.berkeley.edu/publications.html): More
The Energy Efficiency of IRAM Architectures - Fromm, Perissakis, Cardwell.. (1996) (Correct)
Evaluation of Existing Architectures in IRAM Systems - Bowman, Cardwell.. (1997) (Correct)
Efficient FFTs on IRAM - Thomas, Yelick (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC