See this document in CiteSeerX!

Using Timestamps to Track Causal Dependencies  (Make Corrections)  
J. A. David McWha



  Home/Search   Context   Related

 
View or download:
cs.waikato.ac.nz/timew...zerocost.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  cs.waikato.ac.nz/timewarp...index (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: As computer architectures speculate more aggressively in an attempt to extract an increasing amount of parallelism tracking causal dependencies is becoming an increasingly difficult task. Timestamping events is a convenient way to store this information. It is argued that timestamps with a fixed maximum length are easier to implement. A number of fixed length timestamp schemes are proposed, evaluated by functional simulation and the advantages and shortcomings of each are discussed. 1... (Update)

Active bibliography (related documents):   More   All
0.5:   Block Based Execution and Task Level Parallelism - Littin, McWha, Pearson, Cleary (1998)   (Correct)
0.5:   The V-Way Cache: Demand Based Associativity via Global.. - Qureshi, Thompson, Patt (2004)   (Correct)
0.3:   Effects of Re-ordered Memory Operations on Parallelism - Richard Littin (1997)   (Correct)

Similar documents based on text:   More   All
0.3:   Design and Evaluation of an Optimistic CPU - the WarpEngine - Littin (1999)   (Correct)
0.3:   Timestamp Representations for Virtual Sequences - Cleary, McWha, Pearson (1997)   (Correct)
0.2:   ASCII Timestamp Format for Grid Computing - Gunter, Tierney (2001)   (Correct)

BibTeX entry:   (Update)

@misc{ mcwha-using,
  author = "J. A. David McWha",
  title = "Using Timestamps to Track Causal Dependencies",
  url = "citeseer.ist.psu.edu/149405.html" }
Citations (may not include all citations):
29   Advanced performance features of the 64-bit PA (context) - Hunt - 1995
17   The architecture of an optimistic CPU: The WarpEngine - Cleary, Pearson et al. - 1995
6   Time-stamp generation for optimistic parallel computing - Back, Turner - 1995
5   Timestamp representations for virtual sequences - Cleary, McWha et al. - 1997
5   Transactions on Programming Languages and Systems (context) - Jefferson - 1985
4   URL http://www (context) - Cleary, set et al. - 1995
3   INTEL Corporation Datasheets (context) - Pro, at et al. - 1995
2   DIGITAL SemiconductorAlpha 21264 Microprocessor Product Brie.. (context) - Corporation - 1997

Documents on the same site (http://www.cs.waikato.ac.nz/timewarp/wengine/papers/index.html):   More
Data and Control Speculative Execution - Richard Littin   (Correct)
Constraints on Parallelism Beyond 10 Instructions Per Cycle - John Cleary   (Correct)
Space Constraints on High Levels of ILP - John Cleary   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC