See this document in CiteSeerX!

Heuristic Symmetry Reduction for Invariant Verification  (Make Corrections)  
William Hung Adnan Aziz Ken McMillan Electrical and Computer Engineering...



  Home/Search   Context   Related

 
View or download:
utexas.edu/~adnan/pub...symmiwls97.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  utexas.edu/~adnan/...publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: We describe techniques that use symmetry to perform efficient invariant checking. We start by developing the theory needed to exploit symmetry for designs specified at the gate level. This is followed by a proof of the inadequacy of BDD based methods for highly symmetric designs; this motivates the use of explicit state enumeration. Exact symmetry reduction has been conjectured to be computationally intractable; we propose fast heuristic reduction procedures. Experiments with these routines... (Update)

Active bibliography (related documents):   More   All
0.9:   Heuristic Symmetry Reduction for Invariant Verification - William Hung Adnan   (Correct)
0.2:   Formal Methods in VLSI System Design - Aziz (1996)   (Correct)
0.1:   Hybrid Verification Using Saturated Simulation - Aziz, Kukula, Shiple   (Correct)

Similar documents based on text:   More   All
0.1:   Optimizing Designs Containing Black Boxes - Liu, Sajid, Aziz, Singhal (1997)   (Correct)
0.1:   Circular Compositional Reasoning About Liveness - McMillan (1999)   (Correct)
0.1:   Verification of Infinite State Systems by Compositional Model.. - McMillan (1999)   (Correct)

BibTeX entry:   (Update)

@misc{ hung-heuristic,
  author = "William Hung",
  title = "Heuristic Symmetry Reduction for Invariant Verification",
  url = "citeseer.ist.psu.edu/145283.html" }
Citations (may not include all citations):
1911   Introduction to Automata Theory (context) - Hopcroft, Ullman - 1979
837   Cambridge University Press (context) - Motwani, Raghavan et al. - 1995
138   Freeman and Co (context) - Garey, Johnson et al. - 1979
124   Synthesis and Optimization of Digital Circuits (context) - Micheli - 1994
114   iVincentelli, F. Somenzi, A. Aziz, S.-T. Cheng, S. Edwards, .. - Brayton, Hachtel et al. - 1996
101   Better Verification Through Symmetry - Ip, Dill - 1993
77   Symmetry and Model Checking - Emerson, Sistla - 1993
62   Computation with Finitely Presented Groups (context) - Sims - 1994
52   Fast Functional Simulation Using Branching Programs (context) - Ashar, Malik - 1995
17   Dynamic Variable Ordering for Binary Decision Diagrams (context) - Rudell - 1993
15   Exploiting Symmetries in Temporal Logic Model Checking (context) - Clarke, Filkorn et al. - 1995
13   Groups and Symmetry (context) - Armstrong - 1989
7   Fast Discrete Function Evaluation (context) - McGeer, McMillan et al. - 1995
2   Exploiting Symmetry for Formal Verification (context) - Hung - 1997

Documents on the same site (http://www.ece.utexas.edu/~adnan/publications/publications.html):   More
Model Checking the IBM Gigahertz Processor: An.. - Baumgartner.. (1999)   (Correct)
How Powerful is Retiming? - Hai Zhou (1998)   (Correct)
Hybrid Verification Using Saturated Simulation - Aziz, Kukula, Shiple   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC