VLSI Implementation for Multirate Signal Processing
|
Abstract:
In multirate signal processing algorithms, the iteration rate of one operation can be different from another operation. A multirate signal processing algorithm can be scheduled by first expanding into an equivalent single-rate signal processing algorithm and then applying a conventional scheduling technique. However more efficient scheduling may be possible if the characteristics of multirate signal processing algorithms are utilized. In this paper we propose a scheduling method for multirate signal processing algorithms where node operations of each iteration rate are scheduled separately and these schedules are expanded and combined into a complete schedule while maintaining precedence constraints between node operations. As an implementation example, a VLSI system for Wavelet transform is presented. multirate, scheduling, Wavelet transform 1
Citations
| 18 | Processor Arrays: Architectures and Applications – Fountain - 1987 |
| 6 | A common structure for recursive discrete transforms – Péceli - 1986 |
| 5 | Herley "Wavelets and filter banks: Theory and Design – Vetterli, C - 1992 |
| 2 | De Man: "Modeling Multidimensional Data and Control Flow – Franssen, Swaaij, et al. - 1993 |
| 1 | Vaidyanathan: "MULTIRATE – P - 1993 |
| 1 | A Fundamental Property on Hardware Implementation for Digital Signal Processing Algorithms – Kunieda - 1987 |
| 1 | Parhi: "VLSI Architecture for Discrete Wavelet Transforms – K - 1993 |
| 1 | Parhi : "Determining the Iteration Bounds of Single-Rate and Multi-Rate Data-Flow Graphs – Ito, K - 1994 |
| 1 | Owens : "Digit Pipelined Discrete Wavelet Transform," ICASSP '94 – Nagendra, Irwin, et al. - 1994 |
| 1 | Recursive discrete Fourier transform – Peceli, Feher - 1990 |
