See this document in CiteSeerX!

Single Chip Dual-Issue RISC Processor for Real-Time MPEG-2 Software Decoding  (Make Corrections)  
Edgar Holmann



  Home/Search   Context   Related

 
View or download:
stanford.edu/~edgar/paper...jvlsi.ps.gz
stanford.edu/~edgar/paper...jvlsi.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  stanford.edu/~edgar/pape...papers (more)
From:  stanford.edu/~edgar/pape...papers
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: . A single chip system for real--time mpeg--2 decoding can be created by integrating a general purpose dual--issue risc processor, with a small dedicated hardware for the variable length decoding (vld) and block loading processes; a 32kb instruction ram; and a 32kb data ram. The vld hardware performs Huffman decoding on the input data. The block loader performs the half--sample prediction for motion compensation and acts as a direct memory access (dma) controller for the risc processor by... (Update)

Similar documents (at the sentence level):
32.8%:   Real-Time Mpeg-2 Software Decoding With A Dual-Issue.. - Holmann, Yamada.. (1996)   (Correct)

Active bibliography (related documents):   More   All
0.7:   A Media Processor For Multimedia Signal Processing Applications - Edgar Holmann   (Correct)
0.6:   A Memory-based Architecture for MPEG2 System Protocol.. - Inamori, NAGANUMA.. (1996)   (Correct)
0.6:   Low-Power Multimedia DSP Systems - Parhi (1997)   (Correct)

Similar documents based on text:   More   All
0.1:   Efficient, Exact Calculation of the Reliability of.. - Edgar Holmann (1994)   (Correct)
0.1:   Formal Verification of Superscalar Microprocessors with.. - Velev, Bryant (2000)   (Correct)
0.1:   EDgAR: A Platform for Hardware/Software Codesign - Esteves, Fernandes, Proenca (1997)   (Correct)

BibTeX entry:   (Update)

@misc{ holmann-single,
  author = "Edgar Holmann",
  title = "Single Chip Dual-Issue RISC Processor for Real-Time MPEG-2 Software Decoding",
  url = "citeseer.ist.psu.edu/121536.html" }
Citations (may not include all citations):
137   Discrete Cosine Transform: Algorithms (context) - Rao, Yip - 1990
48   Accelerating multimedia with enhanced microprocessors (context) - Lee - 1995
44   Discrete cosine transform (context) - Ahmed, Natarajan et al. - 1974
24   Fast algorithms for the discrete cosine transform (context) - Feig, Winograd - 1992
15   DCT algorithm with 11 multiplications (context) - Loeffler, Ligtenberg et al. - 1989
12   A fast cosine transform in one and two dimensions (context) - Makhoul - 1980
10   Chromatic raises the multimedia bar (context) - Epstein - 1995
9   Generic Coding of Moving Pictures and Associated Audio Infor.. (context) - for - 1994
8   Realtime MPEG video via software decompression on a PA--RISC.. (context) - Lee - 1995
8   A new algorithm to compute the discrete cosine transform (context) - Lee - 1984
8   A video DSP with a macroblock--level-- pipeline and a SIMD t.. (context) - Toyokura, Saishi et al. - 1994
5   A VLIW processor for multimedia applications (context) - Holmann, Yoshida et al. - 1996
5   bit RISC processor with signal processing capability and its.. (context) - Nadehara, Hayashida et al. - 1995
4   A fast computational algorithm for the discrete cosine trans.. (context) - Chen, Smith et al. - 1977
3   Processor architecture driven algorithm optimization for fas.. (context) - Kuroda - 1995
3   microprocessor with multimedia support (context) - Charnas, Dalal et al. - 1995
3   First trimedia chip boards PCI bus --- VLIW multimedia engin.. (context) - Case - 1995
2   MHz multimedia processor (context) - Yoshida, Shimazu et al. - 1997
2   MHz video compression macrocells using low-- swing different.. (context) - Matsui, Hara et al. - 1994
2   discrete cosine transform core processor (context) - Uramoto, Inoue et al. - 1992
2   A single--chip MPEG2 video decoder LSI (context) - Demura, Oto et al. - 1994
1   CMOS VLSI implementation of the 2D--DCT with linear processo.. (context) - Totzek, Matthiesen et al. - 1990
1   MHz time--multiplexed 8--port SRAM and word--size variable m.. (context) - Takayanagi, Nogami et al. - 1996
1   MPEG video decoding with the UltraSPARC visual instruction s.. (context) - Zhou, Kohn et al. - 1995
1   A two--dimensional fast cosine transform (context) - Haque - 1985

Documents on the same site (http://nova.stanford.edu/~edgar/papers/papers.html):   More
Fault Tolerant, Radiation Hard, High Performance.. - Holmann.. (1990)   (Correct)
Reliability Study of Combinational Circuits - Holmann, Tyler, Linscott (1994)   (Correct)
Efficient, Exact Calculation of the Reliability of.. - Edgar Holmann (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC