MetaCartSign in to MyCiteSeer

Include Citations | Advanced Search | Help

Include Citations | Advanced Search | Help

  Analytical Delay Models for VLSI Interconnects Under Ramp Input (1996) [17 citations — 7 self]

Download:
Download as a PDF | Download as a PS
by Andrew B. Kahng, Kei Masuko, Sudhakar Muddu
IEEE ICCAD
http://nexus6.cs.ucla.edu/~abk/papers/conference/c60.ps
Add To MetaCart

Abstract:

Elmore delay has been widely used as an analytical estimate of interconnect delays in the performance-driven synthesis and layout of VLSI routing topologies. However, for typical RLC interconnectionswith ramp input, Elmore delay can deviate by up to 100 % or more from SPICEcomputed delay since it is independent of rise time of the input ramp signal. We develop new analytical delay models based on the first and second moments of the interconnect transfer function when the input is a ramp signal with finite rise time. Delay estimates using our first moment based analytical models are within 4 % of SPICE-computed delay, and models based on both first and second moments are within 2:3 % of SPICE, across a wide range of interconnect parameter values. Evaluation of our analytical models is several orders of magnitude faster than simulation using SPICE. We also describe extensions of our approach for estimation of source-sink delays in arbitrary interconnect trees.

Citations

303 The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers – Elmore - 1948
252 Asymptotic Waveform Evaluation for Timing Analysis – Pillage, Rohrer - 1990
155 Signal delay in RC tree networks – Rubinstein, Penfield, et al. - 1983
66 Closed-Form Expressions for Interconnect Delay, COUpling, Crosstalk in VLSI’s – Sakurai - 1993
62 Approximation of wiring delay in MOSFET LSI – Sakurai - 1983
43 High-performance routing trees with identified critical sinks – Boese, Kahng, et al. - 1993
43 Timing Models For MOS Circuits – Horowitz - 1983
25 Transient simulation of lossy interconnect – Lin, Kuh - 1990
24 Signal delay in general RC networks – Lin, Mead - 1984
19 Modern Transmission Line Theory and Applications – Dworsky - 1979
17 A simplified synthesis of transmission lines with a tree structure – Zhou, Su, et al. - 1994
16 AWESpice: a general tool for the accurate and efficient simulation of interconnect problems – Raghavan, Bracken, et al. - 1992
15 Efficient Transient Simulation of Lossy Interconnect – Roychowdhury, Pederson
13 Two-pole analysis of interconnection trees – Kahng, Muddu - 1995
13 Exact moment matching model of transmission lines and application to interconnect delay estimation – Yu, Kuh - 1995
12 Pillage, "RICE: Rapid Interconnect Circuit Evaluator – Ratzlaff, Gopal, et al. - 1991
10 Fast Approximation of the Transient Response of Lossy Transmission Line Trees – Sriram, Kang - 1993
9 Signal propagation delay in RC models for interconnect – Wyatt - 1987
6 Signal Degradation Through Module Pins – Huang, Wu - 1987
6 Analytical Delay Models for VLSI – Kahng, Masuko, et al. - 1996
4 Waveform Moment Methods for Improved Interconnection Analysis – McCormick, Allen - 1990
4 Ramp Input Response of RC Tree Networks – Friedman, Mulligan - 1996
4 Kahng and S. Muddu,' "Accurate Analytical Delay Models for VLSI Interconnects – B - 1996
3 Optimal Self-Damped Lossy Transmission Line Interconnections for Multichip Modules – Frye, Chen - 1992
3 A General Methodology for Response and Delay – Kahng, Muddu - 1994
3 Overshoot Control for Two Coupled RLC Interconnect – Yang, Brews - 1994
3 et al., "The Elmore Delay as a Bound for RC Trees with Generalized Input Signals – Gupta - 1995
1 et al., "Group Delay as an Estimate of Delay in Logic – Vlach - 1991
1 TimingModels forMOS Circuits – Horowitz - 1984
1 Muddu,"Two-poleAnalysis of InterconnectionTrees – S - 1995
1 Simple Expressions for Interconnect Delay and Input Transition Time", manuscript – Shirali - 1995
1 Fast Approximationof The Transient Response of Lossy Transmission Line Trees – Sriram, Kang - 1993